Alternatives and similar repositories for xormix

Users that are interested in xormix are comparing it to the libraries listed below

• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 2 years ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆110Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• olofk / corescore
  CoreScore
  ☆162Updated 3 weeks ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆86Updated 5 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 4 months ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆129Updated last year
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 7 months ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆182Updated 3 weeks ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆64Updated last week
• aappleby / metron
  A C++ to Verilog translation tool with some basic guarantees that your code will work.
  ☆172Updated 6 months ago
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆105Updated last week
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆46Updated 6 months ago
• ZipCPU / vgasim
  A Video display simulator
  ☆172Updated 3 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆114Updated 3 years ago
• siliconcompiler / zerosoc
  Demo SoC for SiliconCompiler.
  ☆60Updated 2 weeks ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆108Updated 2 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆46Updated 3 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated last week
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated 2 years ago
• mrisc32 / mc1
  A computer (FPGA SoC) based on the MRISC32-A1 CPU
  ☆55Updated 2 years ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆101Updated 2 weeks ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated 9 months ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆138Updated 2 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆29Updated 3 weeks ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆94Updated 3 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆66Updated this week