MaartenBaert / xormixLinks
A hardware-optimized high-quality pseudorandom number generator
☆36Updated last year
Alternatives and similar repositories for xormix
Users that are interested in xormix are comparing it to the libraries listed below
Sorting:
- Graphics demos☆110Updated last year
- Playground for VGA projects on Tiny Tapeout☆62Updated 3 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- Exploring gate level simulation☆58Updated last month
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- Demo SoC for SiliconCompiler.☆59Updated last week
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- A pipelined RISC-V processor☆57Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Virtual Development Board☆60Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated last month
- ☆79Updated last year
- ☆16Updated 3 weeks ago
- ☆69Updated 9 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- CoreScore☆155Updated 4 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- DPI module for UART-based console interaction with Verilator simulations☆23Updated 12 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆84Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year