A hardware-optimized high-quality pseudorandom number generator
☆38Jun 6, 2026Updated last week
Alternatives and similar repositories for xormix
Users that are interested in xormix are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- Easy to use ECS system for nim with macros☆13Apr 9, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Filelist generator☆21Updated this week
- Unlambda interpreter☆11Jul 9, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 4 months ago
- Pipelined RISC-V RV32I Core in Verilog☆42Apr 9, 2023Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- This tool allows to dump Lib-PSP iplloader's loader segment (or full binary on 0.4 and 0.6) using kbooti/bootdispi files as input☆12Jan 12, 2024Updated 2 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- HiKoB OpenLab drivers and applications source code☆17Jun 13, 2016Updated 10 years ago
- whatever it means☆18Jun 10, 2026Updated last week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- IA32 assembler in PLT Scheme☆33Oct 14, 2010Updated 15 years ago
- A next-gen, massively parallel, beta-optimal functional runtime.☆10Jan 3, 2022Updated 4 years ago
- Formatics - Metamath verifier written in Nim.☆20May 13, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Vmodel toolbox repository☆15Mar 25, 2016Updated 10 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆37Jun 11, 2026Updated last week
- ☆20Mar 25, 2024Updated 2 years ago
- CRC Tool Kit☆18Oct 5, 2012Updated 13 years ago
- Linux kernel source tree☆10Aug 3, 2020Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- ☆26Jan 12, 2024Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆12Jun 9, 2022Updated 4 years ago
- ☆14Nov 9, 2023Updated 2 years ago
- Go implementation of the LIFX bulb protocol, including a command line client, a client library, and a debug-oriented traffic snooper☆18Dec 15, 2015Updated 10 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Icestudio examples - Community contributions☆18Jan 27, 2019Updated 7 years ago
- Simple 3-stage pipeline RISC-V processor☆149Feb 24, 2026Updated 3 months ago
- A nim module to handle polynomials☆13Jun 7, 2022Updated 4 years ago