A hardware-optimized high-quality pseudorandom number generator
☆38Jun 6, 2026Updated 4 months ago
Alternatives and similar repositories for xormix
Users that are interested in xormix are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- Pipelined RISC-V RV32I Core in Verilog☆43Apr 9, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆14Apr 12, 2018Updated 8 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 8 months ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- VHDL related news.☆27Updated this week
- ☆26Aug 10, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆89Mar 21, 2026Updated 6 months ago
- ☆11Nov 17, 2025Updated 11 months ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- Filelist generator☆21Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This tool allows to dump Lib-PSP iplloader's loader segment (or full binary on 0.4 and 0.6) using kbooti/bootdispi files as input☆12Jan 12, 2024Updated 2 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- Vmodel toolbox repository☆15Mar 25, 2016Updated 10 years ago
- 🏭 🌾 HelPA - Haskellish Esoteric Little Pseudo Assembler to Esoteric Languages implemented in Haskell☆13Mar 4, 2025Updated last year
- Herramientas de Desarrollo de Videojuegos con ADN Argentino☆16Aug 28, 2026Updated last month
- parser for makepkg's .SRCINFO file format☆19Jan 8, 2026Updated 9 months ago
- Icestudio examples - Community contributions☆18Jan 27, 2019Updated 7 years ago
- Compile Veryl code to CSS☆26Mar 20, 2026Updated 6 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 5 months ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆81Jan 11, 2023Updated 3 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- That game of falling blocky thingies for your terminal written in Nim.☆22May 1, 2022Updated 4 years ago
- Simple 3-stage pipeline RISC-V processor☆151Feb 24, 2026Updated 7 months ago