A hardware-optimized high-quality pseudorandom number generator
☆38Jun 6, 2026Updated 3 months ago
Alternatives and similar repositories for xormix
Users that are interested in xormix are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- VHDL code examples for a digital design course☆25Jan 29, 2020Updated 6 years ago
- Easy to use ECS system for nim with macros☆13Apr 9, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Pipelined RISC-V RV32I Core in Verilog☆43Apr 9, 2023Updated 3 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- VHDL related news.☆27Updated this week
- ☆26Aug 10, 2023Updated 3 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆88Mar 21, 2026Updated 5 months ago
- ☆11Nov 17, 2025Updated 9 months ago
- Open source ISS and logic RISC-V 32 bit project☆64Updated this week
- FreeRTOS tracing using BareCTF and Trace Compass☆12Aug 23, 2021Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- This tool allows to dump Lib-PSP iplloader's loader segment (or full binary on 0.4 and 0.6) using kbooti/bootdispi files as input☆12Jan 12, 2024Updated 2 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- demoing Virtualization.framework changes in macOS 12 beta☆17Jun 30, 2021Updated 5 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jun 9, 2022Updated 4 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- Filelist generator☆21Aug 31, 2026Updated last week
- A next-gen, massively parallel, beta-optimal functional runtime.☆10Jan 3, 2022Updated 4 years ago
- Formatics - Metamath verifier written in Nim.☆20May 13, 2022Updated 4 years ago
- Vmodel toolbox repository☆15Mar 25, 2016Updated 10 years ago
- 🏭 🌾 HelPA - Haskellish Esoteric Little Pseudo Assembler to Esoteric Languages implemented in Haskell☆13Mar 4, 2025Updated last year
- The swiss army knife for image compression testing and format conversion☆25Jun 18, 2026Updated 2 months ago
- Herramientas de Desarrollo de Videojuegos con ADN Argentino☆16Aug 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- Icestudio examples - Community contributions☆18Jan 27, 2019Updated 7 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆80Jan 11, 2023Updated 3 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated 2 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago