MaartenBaert / xormixLinks
A hardware-optimized high-quality pseudorandom number generator
☆36Updated 3 months ago
Alternatives and similar repositories for xormix
Users that are interested in xormix are comparing it to the libraries listed below
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Graphics demos☆111Updated last year
- CoreScore☆163Updated last month
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- A pipelined RISC-V processor☆58Updated last year
- Demo SoC for SiliconCompiler.☆61Updated this week
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- Example LED blinking project for your FPGA dev board of choice☆184Updated 2 weeks ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆29Updated 3 weeks ago
- Compact FPGA game console☆166Updated last year
- Virtual Development Board☆61Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- ☆80Updated this week
- A Full Hardware Real-Time Ray-Tracer☆108Updated 2 years ago
- A modern schematic entry and simulation program☆72Updated 2 weeks ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated 2 years ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 11 months ago
- Unofficial Yosys WebAssembly packages☆72Updated this week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago