P3109 / Public
materials available to the public
☆18Updated last week
Related projects ⓘ
Alternatives and complementary repositories for Public
- Retargetable ML compilers for the twenty-first century!☆12Updated 2 months ago
- A minimal (really) out-of-tree MLIR example☆34Updated 5 months ago
- FPGA synthesis tool powered by program synthesis☆38Updated last month
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆44Updated last month
- Example for running IREE in a bare-metal Arm environment.☆23Updated last month
- Simple demonstration of using the RISC-V Vector extension☆36Updated 6 months ago
- Time-sensitive affine types for predictable hardware generation☆134Updated 3 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆86Updated last week
- ☆41Updated 3 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 7 months ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆103Updated 3 months ago
- Declarative MLIR compilers in Python!☆33Updated 4 years ago
- ☆27Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated last month
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 5 months ago
- ☆30Updated 4 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 3 weeks ago
- A core language for rule-based hardware design 🦑☆140Updated 3 weeks ago
- Buda Compiler Backend for Tenstorrent devices☆25Updated last month
- Bridging polyhedral analysis tools to the MLIR framework☆102Updated last year
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆66Updated last week
- CHERI-RISC-V model written in Sail☆55Updated last month
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆61Updated this week
- Automatically generate a compiler using equality saturation☆26Updated 7 months ago
- The SiFive wake build tool☆86Updated this week
- RISC-V Packed SIMD Extension☆141Updated last year
- Floating point modules for CHISEL☆28Updated 10 years ago
- A Rocket-based RISC-V superscalar in-order core☆27Updated 2 weeks ago
- Data-Centric MLIR dialect☆38Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆25Updated last week