Alternatives and similar repositories for Public

Users that are interested in Public are comparing it to the libraries listed below

• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆44Updated 3 weeks ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆37Updated this week
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆46Updated last month
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆13Updated last month
• riscv / riscv-bfloat16
  ☆35Updated 10 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated 3 months ago
• mwillsey / cs265
  Website for CS 265
  ☆28Updated 5 months ago
• pnnl / COMET
  ☆41Updated 2 weeks ago
• metalibm / metalibm
  Code generation tool to generate mathematical libraries
  ☆56Updated 2 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆111Updated last year
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆147Updated last year
• sdiehl / mlir-egglog
  A toy compiler for NumPy array expressions that uses e-graphs and MLIR
  ☆49Updated this week
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆115Updated last month
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆35Updated 4 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆60Updated 3 months ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆59Updated 4 months ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆38Updated 2 months ago
• wpmed92 / shaderpulse
  A GLSL compiler targeting SPIR-V mlir
  ☆20Updated 7 months ago
• dtcxzyw / llvm-ub-aware-interpreter
  UB-aware interpreter for LLVM debugging
  ☆29Updated this week
• riscvarchive / riscv-code-size-reduction
  ☆150Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆49Updated 2 weeks ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated last week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆57Updated this week
• makslevental / mlir-python-extras
  The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.
  ☆99Updated last week
• openhwgroup / corev-llvm-project
  ☆15Updated 10 months ago
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆25Updated 4 years ago
• ychen306 / vegen
  ☆29Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated 2 months ago
• IITH-Compilers / ML-Compiler-Bridge
  Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations
  ☆18Updated 2 months ago