P3109 / Public

Related projects ⓘ

Alternatives and complementary repositories for Public

• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆34Updated 5 months ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆37Updated 7 months ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆44Updated this week
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆32Updated 7 months ago
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆12Updated 2 months ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆40Updated 2 years ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆32Updated this week
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆44Updated last month
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆38Updated this week
• ychen306 / vegen
  ☆27Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆46Updated this week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• cjdelisle / libposit
  A library for working with the posit number type.
  ☆14Updated 4 years ago
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆64Updated 5 years ago
• hlslibs / ac_types
  Algorithmic C Datatypes
  ☆116Updated 2 months ago
• riscv / riscv-bfloat16
  ☆30Updated 4 months ago
• wpmed92 / shaderpulse
  A GLSL compiler targeting SPIR-V mlir
  ☆13Updated last month
• MPACT-ORG / llvm-project
  The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…
  ☆32Updated this week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆134Updated 4 months ago
• cliffordwolf / bextdep
  Reference Hardware Implementations of Bit Extract/Deposit Instructions
  ☆23Updated 7 years ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆26Updated 7 months ago
• sifive / wake
  The SiFive wake build tool
  ☆86Updated this week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆102Updated last year
• minotaur-toolkit / minotaur
  A description of Minotaur can be found in https://arxiv.org/abs/2306.00229.
  ☆95Updated 3 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆23Updated 2 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆88Updated this week
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆33Updated 4 years ago
• ocxtal / insn_bench_aarch64
  Instruction latency & throughput profiler for AArch64
  ☆32Updated 9 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆140Updated last month
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year