P3109 / PublicLinks
materials available to the public
☆26Updated 7 months ago
Alternatives and similar repositories for Public
Users that are interested in Public are comparing it to the libraries listed below
Sorting:
- Embedded Universal DSL: a good DSL for us, by us☆40Updated this week
- Retargetable ML compilers for the twenty-first century!☆13Updated 2 months ago
- Website for CS 265☆29Updated 6 months ago
- A minimal (really) out-of-tree MLIR example☆44Updated last month
- The SiFive wake build tool☆90Updated last week
- Simple demonstration of using the RISC-V Vector extension☆46Updated last year
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆58Updated this week
- Declarative MLIR compilers in Python!☆35Updated 4 years ago
- A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one☆76Updated this week
- ☆77Updated this week
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 3 months ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- ☆35Updated last year
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated last month
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- ☆40Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆119Updated last week
- PACoGen: Posit Arithmetic Core Generator☆73Updated 5 years ago
- Code generation tool to generate mathematical libraries☆56Updated 4 months ago
- Algorithmic C Datatypes☆126Updated last month
- TestFloat release 3☆63Updated 4 months ago
- Example for running IREE in a bare-metal Arm environment.☆36Updated 4 months ago
- CHERI-RISC-V model written in Sail☆60Updated last week
- Custom-Precision Floating-point numbers.☆38Updated 6 months ago
- A powerful and modern open-source architecture description language.☆42Updated 7 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Open-Source Posit RISC-V Core with Quire Capability☆62Updated 5 months ago
- A standard for floating point accuracy benchmarks☆51Updated 4 months ago
- The CLooG Code Generator in the Polyhedral Model☆47Updated 2 years ago
- ☆20Updated 4 months ago