Alternatives and similar repositories for Public:

Users that are interested in Public are comparing it to the libraries listed below

• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆12Updated 4 months ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆26Updated 2 weeks ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆36Updated 9 months ago
• gvsoc / gvsoc
  ☆15Updated this week
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆37Updated last month
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆29Updated this week
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆39Updated 9 months ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆52Updated 2 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆44Updated last week
• ychen306 / vegen
  ☆28Updated 2 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆29Updated 3 months ago
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆66Updated 5 years ago
• riscv / riscv-bfloat16
  ☆33Updated 6 months ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• pnnl / COMET
  ☆40Updated this week
• FPBench / FPBench
  A standard for floating point accuracy benchmarks
  ☆47Updated last week
• manya-bansal / mosaic
  ☆13Updated last year
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆38Updated 2 months ago
• dzaima / intrinsics-viewer
  x86-64, ARM, and RVV intrinsics viewer
  ☆40Updated last month
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆40Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆29Updated this week
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆49Updated 8 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• mwillsey / cs265
  Website for CS 265
  ☆26Updated last month
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆98Updated last year
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆73Updated last month
• openhwgroup / corev-llvm-project
  ☆12Updated 6 months ago