Alternatives and similar repositories for Public:

Users that are interested in Public are comparing it to the libraries listed below

• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆33Updated last month
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆41Updated 11 months ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆37Updated this week
• MPACT-ORG / mpact-compiler
  Retargetable ML compilers for the twenty-first century!
  ☆12Updated 2 weeks ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆43Updated 3 weeks ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆109Updated last year
• mwillsey / cs265
  Website for CS 265
  ☆28Updated 3 months ago
• hlslibs / ac_types
  Algorithmic C Datatypes
  ☆121Updated 3 months ago
• ychen306 / vegen
  ☆28Updated 2 years ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆34Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 4 months ago
• camel-cdr / rvv-bench
  A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code
  ☆108Updated last week
• riscv / riscv-bfloat16
  ☆33Updated 8 months ago
• Mogball / declarative-mlir-compiler
  Declarative MLIR compilers in Python!
  ☆33Updated 4 years ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆55Updated 2 months ago
• wpmed92 / shaderpulse
  A GLSL compiler targeting SPIR-V mlir
  ☆19Updated 5 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆57Updated 2 weeks ago
• gvsoc / gvsoc
  ☆18Updated this week
• pnnl / COMET
  ☆40Updated this week
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆70Updated 9 months ago
• manya-bansal / mosaic
  ☆14Updated last year
• riscv / riscv-p-spec
  RISC-V Packed SIMD Extension
  ☆144Updated last year
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆69Updated 5 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆31Updated this week
• tobiasgrosser / islplot
  Library to plot integer sets and maps
  ☆49Updated 8 years ago
• openhwgroup / corev-llvm-project
  ☆13Updated 8 months ago
• pulp-platform / redmule
  ☆53Updated this week
• Meinersbur / isl
  Integer Set Library (source repository: http://repo.or.cz/w/isl.git)
  ☆70Updated 2 months ago
• CTSRD-CHERI / RVBS
  RISC-V BSV Specification
  ☆20Updated 5 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 3 weeks ago