LLNL / zhw
ZFP Hardware Implementation
☆13Updated 2 years ago
Alternatives and similar repositories for zhw:
Users that are interested in zhw are comparing it to the libraries listed below
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆13Updated 2 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Open Source AES☆31Updated 11 months ago
- ☆10Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Quite OK image compression Verilog implementation☆19Updated 4 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- ☆22Updated 7 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆31Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆77Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- An open-source custom cache generator.☆33Updated last year
- Benchmarks for Yosys development☆23Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- A OpenCL-based FPGA benchmark suite for HPC☆32Updated last month
- C library for the emulation of reduced-precision floating point types☆48Updated last year