LLNL / zhw

Related projects: ⓘ

• zhemao / riscv-dma3
  The 3rd Iteration of the Berkeley RISC-V DMA Accelerator
  ☆26Updated 4 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆33Updated 3 years ago
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆26Updated 2 weeks ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆21Updated 4 years ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆14Updated 3 months ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆15Updated last year
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆36Updated last year
• OpenCAPI / OpenCAPI3.0_Client_RefDesign
  An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
  ☆11Updated last year
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆41Updated last year
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 3 weeks ago
• bluespec / AWSteria_Infra
  "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)
  ☆14Updated last year
• fbrosser / DSP48E1-FP
  Project aimed at implementing floating point operators using the DSP48E1 slice.
  ☆24Updated 11 years ago
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆20Updated 4 months ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆30Updated 5 months ago
• lesc-ufv / cgra-routing
  SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.
  ☆11Updated 4 years ago
• ypyatnychko / tlv-comp
  ☆25Updated 3 years ago
• taneroksuz / fpu-sp
  IEEE 754 floating point library in system-verilog and vhdl
  ☆26Updated 4 months ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆30Updated 4 months ago
• StanfordAHA / CGRAGenerator
  ☆19Updated this week
• VLSIDA / OpenCache
  An open-source custom cache generator.
  ☆25Updated 6 months ago
• Junyi-Liu / benchmarks-HLS
  Benchmarks, testbenches, and transformed codes for high-level synthesis research
  ☆13Updated 7 years ago
• oprecomp / flexfloat
  C library for the emulation of reduced-precision floating point types
  ☆45Updated last year
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆55Updated 7 months ago
• opencomputeproject / ODSA-CDXML
  TBD
  ☆11Updated 5 months ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 6 months ago
• gr-rahimi / APSim
  ☆23Updated 3 years ago
• t-crest / reconfig
  Hardware and script files related to dynamic partial reconfiguration
  ☆9Updated 6 years ago
• yuguen / hint
  High-level synthesis Integer library
  ☆9Updated 2 years ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆9Updated 7 years ago