LLNL / zhwLinks
ZFP Hardware Implementation
☆13Updated 2 years ago
Alternatives and similar repositories for zhw
Users that are interested in zhw are comparing it to the libraries listed below
Sorting:
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆17Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- Custom 64-bit pipelined RISC processor☆18Updated 10 months ago
- Gate-Level Simulation on a GPU☆10Updated 8 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Quite OK image compression Verilog implementation☆21Updated 6 months ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated last month
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- 🔁 elastic circuit toolchain☆30Updated 6 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- C library for the emulation of reduced-precision floating point types☆51Updated 2 years ago
- ☆12Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- ☆10Updated 5 years ago
- ☆14Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated 2 weeks ago
- ☆23Updated 7 years ago
- An open-source custom cache generator.☆34Updated last year