LLNL / zhw
ZFP Hardware Implementation
☆13Updated 2 years ago
Alternatives and similar repositories for zhw:
Users that are interested in zhw are comparing it to the libraries listed below
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆13Updated 2 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆16Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Open Source AES☆32Updated 10 months ago
- ☆10Updated 5 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- A Verilog Synthesis Regression Test☆35Updated 11 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- Custom 64-bit pipelined RISC processor☆17Updated 7 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆36Updated 10 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- ☆9Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- ☆12Updated 5 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- A OpenCL-based FPGA benchmark suite for HPC☆32Updated 2 weeks ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆31Updated 9 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week