LLNL / zhwLinks
ZFP Hardware Implementation
☆13Updated 2 years ago
Alternatives and similar repositories for zhw
Users that are interested in zhw are comparing it to the libraries listed below
Sorting:
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆14Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- RISC-V System on Chip Builder☆12Updated 4 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆14Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Quite OK image compression Verilog implementation☆21Updated 7 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 10 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆17Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Updated 6 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Updated 5 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- TBD☆12Updated 4 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago