ucb-bar / midas-releaseLinks
MIDAS Public Release
☆9Updated 6 years ago
Alternatives and similar repositories for midas-release
Users that are interested in midas-release are comparing it to the libraries listed below
Sorting:
- ☆12Updated 4 years ago
- RTLCheck☆22Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- ☆33Updated 2 months ago
- ☆23Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆41Updated 4 months ago
- ILA Model Database☆22Updated 4 years ago
- ☆20Updated 5 years ago
- ☆21Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆39Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆17Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 7 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Fluid Pipelines☆11Updated 7 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago