☆21Mar 19, 2024Updated last year
Alternatives and similar repositories for ideas
Users that are interested in ideas are comparing it to the libraries listed below
Sorting:
- Tapeouts done using OpenFASOC☆16Nov 3, 2025Updated 4 months ago
- CVA6 softcore contest☆22Updated this week
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year
- ☆21Nov 12, 2025Updated 3 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆24Updated this week
- [CVPRW'22] A privacy attack that exploits Adversarial Training models to compromise the privacy of Federated Learning systems.☆12Jul 7, 2022Updated 3 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- hikalium's lifestyle guide☆12Feb 16, 2025Updated last year
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆46Dec 24, 2018Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Qt based UI for visual and interactive composition and execution of MLIR compilation flows.☆12Apr 29, 2022Updated 3 years ago
- My personal dotfiles for my linux desktop☆10Feb 18, 2026Updated 2 weeks ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- My configuration files☆10Updated this week
- LaTeX Template of Thesis for National Chiao Tung University (NCTU)☆11Aug 15, 2019Updated 6 years ago
- A simple example of using the SDAccel build flow for AWS EC2's F1 instance type. Trys to avoid magic makefiles.☆10Aug 27, 2017Updated 8 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- An Obsidian theme inspired by the grass pokemon, Vileplume!☆14Oct 24, 2023Updated 2 years ago
- Demonstrating systemverilog, verilator and google test for verification☆10Mar 3, 2021Updated 5 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- VUnit and Cocotb Smashed Together☆15May 31, 2024Updated last year
- This 4 channel scope chip allows you to monitor four analog or digital signals as they vary over time.☆14Apr 28, 2023Updated 2 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆14Feb 23, 2026Updated last week
- ☆12Jun 5, 2023Updated 2 years ago
- CLI tool for encrypting/decrypting files locally with password-protected keys and non-NIST based algorithms and encryption schemes☆16Jul 28, 2025Updated 7 months ago
- ConFuzz is an advanced FPGA configuration engine fuzzing and rapid prototyping framework based on boofuzz and OpenOCD.☆15Nov 3, 2025Updated 4 months ago
- ☆12Jan 25, 2023Updated 3 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- ☆10Sep 3, 2016Updated 9 years ago