☆21Mar 19, 2024Updated 2 years ago
Alternatives and similar repositories for ideas
Users that are interested in ideas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tapeouts done using OpenFASOC☆19Nov 3, 2025Updated 8 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆27Mar 5, 2025Updated last year
- ☆16May 6, 2026Updated 2 months ago
- CVA6 softcore contest☆24Updated this week
- an rope data structure☆11Dec 1, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Own linux scripts and configurations☆14Feb 12, 2025Updated last year
- ☆13Jan 25, 2023Updated 3 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- ☆23Nov 12, 2025Updated 7 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jun 22, 2026Updated 2 weeks ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆36May 29, 2026Updated last month
- kg is a very small Emacs clone in Go (golang.org)☆16Dec 21, 2021Updated 4 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago
- Gallery: The HP Prime PNG/JPG Image Viewer☆22Jul 28, 2023Updated 2 years ago
- ☆13Jul 3, 2020Updated 6 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆62Feb 25, 2023Updated 3 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆17Apr 3, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 6 years ago
- [CVPRW'22] A privacy attack that exploits Adversarial Training models to compromise the privacy of Federated Learning systems.☆12Jul 7, 2022Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- ☆18Apr 8, 2023Updated 3 years ago
- NCTU 2018 Spring Integrated Circuit Design Laboratory☆25Jun 25, 2018Updated 8 years ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 4 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Sick Codes AUR Packages☆10Nov 8, 2023Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- Real-Time Image Processing for ASIC/FGPA☆27Feb 23, 2022Updated 4 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago