Alternatives and similar repositories for pycircuit

Users that are interested in pycircuit are comparing it to the libraries listed below

• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆69Updated 5 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆100Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated 11 months ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 7 years ago
• rubund / graywolf
  ☆113Updated 4 years ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆61Updated 3 years ago
• clothbot / Alliance-VLSI-CAD-System
  Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.
  ☆17Updated 14 years ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 6 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆58Updated 8 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆19Updated last year
• devbisme / FpgasNowWhat
  Source for the "FPGAs?! Now What?" Book
  ☆63Updated 11 years ago
• Ttl / evolutionary-circuits
  Automatically generates analog circuits using evolutionary algorithms
  ☆260Updated 12 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆17Updated 15 years ago
• henjo / libpsf
  PSF simulation data c++ library
  ☆27Updated last year
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆49Updated 9 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆86Updated 6 years ago
• Xyce / Xyce_Regression
  The test suite for the Xyce Parallel Electronic Simulator
  ☆4Updated last month
• forflo / yodl
  A VHDL frontend for Yosys
  ☆103Updated 8 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆79Updated 6 months ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 5 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆25Updated 4 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 5 years ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆36Updated 6 years ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 2 months ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago