Alternatives and similar repositories for pycircuit:

Users that are interested in pycircuit are comparing it to the libraries listed below

• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 7 years ago
• henjo / libpsf
  PSF simulation data c++ library
  ☆26Updated last year
• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆66Updated 4 years ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆96Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 6 months ago
• rubund / graywolf
  ☆109Updated 3 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆58Updated 7 years ago
• henjo / pyoa
  Donald Amundson's Python interface to OpenAccess IC design data API
  ☆16Updated 14 years ago
• jonpry / Pill
  Skill language interpreter
  ☆61Updated 4 years ago
• idea-fasoc / fasoc
  ☆53Updated last year
• mabrains / OpenAnalogDesign
  Open Analog Design Environment
  ☆22Updated last year
• jck / uhdl
  Utilities for MyHDL
  ☆18Updated last year
• henjo / pycds
  Python interface to Cadence Virtuoso data
  ☆14Updated 11 years ago
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆57Updated 2 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆76Updated 8 years ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆73Updated 5 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated last month
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆28Updated last month
• clothbot / Alliance-VLSI-CAD-System
  Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.
  ☆16Updated 14 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆42Updated 4 months ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆80Updated 8 months ago
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 9 months ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• s-holst / GDS2WebGL
  Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
  ☆49Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆49Updated 7 years ago
• efabless / mpw_precheck
  ☆36Updated 3 months ago
• MatBucher / ekv3model
  ☆17Updated 9 months ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_pr
  Primitives for GF180MCU provided by GlobalFoundries.
  ☆48Updated last year