Alternatives and similar repositories for pycircuit

Users that are interested in pycircuit are comparing it to the libraries listed below

• ignamv / ngspyce
  Python bindings for ngspice simulation engine
  ☆71Updated 5 years ago
• rubund / graywolf
  ☆114Updated 5 years ago
• benvarkey / JuVi
  Jupyter kernel for Cadence SKILL
  ☆22Updated 8 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆60Updated 8 years ago
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆103Updated 3 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆57Updated 5 years ago
• clothbot / Alliance-VLSI-CAD-System
  Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.
  ☆17Updated 15 years ago
• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• aziesemer / astran
  ASTRAN - Automatic Synthesis of Transistor Networks
  ☆66Updated 3 years ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆95Updated 3 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 10 years ago
• cfelton / rhea
  A collection of MyHDL cores and tools for complex digital circuit design
  ☆86Updated 7 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 5 years ago
• henjo / libpsf
  PSF simulation data c++ library
  ☆27Updated 2 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 7 years ago
• parallella / parallella-hw
  Parallella board design files
  ☆421Updated 3 years ago
• leonardt / hwtypes
  Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics
  ☆18Updated 2 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 9 years ago
• devbisme / FpgasNowWhat
  Source for the "FPGAs?! Now What?" Book
  ☆65Updated 11 years ago
• antmicro / verilator-uvm-example
  Example of how to use UVM with Verilator
  ☆34Updated 2 months ago
• jpwright / fpganes
  FPGA-based AI for Super Mario Bros. Designed for an Altera DE2
  ☆35Updated 12 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Updated 6 years ago
• libresilicon / qtflow
  Free open source EDA tools
  ☆66Updated 6 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆31Updated this week
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated last week
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated 2 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago