Alternatives and similar repositories for cadence-skill

Users that are interested in cadence-skill are comparing it to the libraries listed below

• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆24Updated 3 years ago
• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆48Updated 5 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆133Updated 2 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• mfilmer / skill
  Useful Cadence skill scripts
  ☆18Updated 5 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆45Updated 2 weeks ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆35Updated 2 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆40Updated last year
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆216Updated 4 months ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆115Updated 5 years ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆158Updated 2 years ago
• lukeli17 / Allegro_Skill_LY
  收集Cadence一些实用的Skill（自用）
  ☆17Updated 3 years ago
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆64Updated 3 weeks ago
• MatthewLoveQUB / SKILL_Tools
  Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.
  ☆38Updated 4 years ago
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆33Updated 3 years ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆90Updated 2 months ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆148Updated 2 weeks ago
• Gklkrshna / Phase-locked-loop-IC-design
  VSD workshop - Phase Locked Loop(PLL) IC Design
  ☆14Updated 3 years ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 2 years ago
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆50Updated 2 years ago
• muhammadaldacher / Analog-Design-of-Bootstrapped-Switch
  This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…
  ☆11Updated 5 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆68Updated 2 years ago
• iic-jku / osic-multitool
  JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.
  ☆65Updated 3 months ago
• halftop / Interface-Protocol-in-Verilog
  Interface Protocol in Verilog
  ☆50Updated 5 years ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆33Updated 10 years ago
• AbdelrahmanHassanMuhammed / Analog-IC-Design-Problems
  Solve one design problem each day for a month
  ☆43Updated 2 years ago
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆167Updated 7 months ago
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆49Updated 9 months ago