Alternatives and similar repositories for cadence-skill

Users that are interested in cadence-skill are comparing it to the libraries listed below

• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆51Updated 6 years ago
• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆25Updated 3 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆143Updated this week
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆235Updated 7 months ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆79Updated 8 years ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆119Updated 5 years ago
• mfilmer / skill
  Useful Cadence skill scripts
  ☆19Updated 6 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆48Updated last month
• MatthewLoveQUB / SKILL_Tools
  Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.
  ☆44Updated 4 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆42Updated last year
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆232Updated last year
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆158Updated 3 years ago
• muhammadaldacher / Analog-Design-of-Asynchronous-SAR-ADC
  This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…
  ☆176Updated 10 months ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 2 years ago
• muhammadaldacher / Analog-Design-of-1.5-bit-Pipeline-ADC-And-Boosted-OpAmp
  This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.
  ☆34Updated 3 years ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆36Updated last year
• KenKundert / psf_utils
  Read Spectre PSF files
  ☆68Updated 2 months ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆67Updated 4 years ago
• Gklkrshna / Phase-locked-loop-IC-design
  VSD workshop - Phase Locked Loop(PLL) IC Design
  ☆15Updated 4 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆86Updated 7 years ago
• mdmfernandes / socad
  Connect Cadence Virtuoso to a Python client using sockets.
  ☆17Updated 5 years ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆42Updated 7 years ago
• NXP / i3c-slave-design
  MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.
  ☆130Updated 5 years ago
• lekgolo167 / enxor-logic-analyzer
  FPGA Logic Analyzer and GUI
  ☆140Updated 2 years ago
• ColsonZhang / VerilogA-Wave-Generator
  The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…
  ☆54Updated 3 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆299Updated 2 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆214Updated last year
• FEDEVEL / allegro-script-add_layer_name
  ☆23Updated 7 years ago
• freecores / 8051
  8051 core
  ☆107Updated 11 years ago
• muhammadaldacher / Analog-Design-of-1.9-GHz-PLL-system
  This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…
  ☆74Updated 2 years ago