Alternatives and similar repositories for cadence-skill

Users that are interested in cadence-skill are comparing it to the libraries listed below

• uoyniXnaH / AXL-SKILL
  Cadence Allegro Skills.
  ☆49Updated 6 years ago
• lukeli17 / Allegro_Skill_ziliao
  Cadence Skill资料收集
  ☆25Updated 3 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆137Updated 4 months ago
• whh5118 / GTOpen
  几楼科技 Cadence Allegro开源项目
  ☆117Updated 5 years ago
• unihd-cag / skillbridge
  A seamless python to Cadence Virtuoso Skill interface
  ☆227Updated 5 months ago
• lukeli17 / Allegro_Skill_LY
  收集Cadence一些实用的Skill（自用）
  ☆17Updated 3 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆78Updated 8 years ago
• MatthewLoveQUB / SKILL_Tools
  Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.
  ☆41Updated 4 years ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆158Updated 2 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆36Updated 2 years ago
• nandland / spi-slave
  SPI Slave for FPGA in Verilog and VHDL
  ☆208Updated last year
• mfilmer / skill
  Useful Cadence skill scripts
  ☆18Updated 5 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆86Updated 7 years ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆42Updated 6 years ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆46Updated this week
• muhammadaldacher / Analog-Design-of-LDO-with-PMOS-pass-device
  This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.
  ☆12Updated last year
• cjhonlyone / ADC-lvds
  Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS
  ☆53Updated 2 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆40Updated last year
• Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP
  Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
  ☆49Updated 4 years ago
• lapauwThomas / Zynq_winUSB
  WinUSB implementation for the ZYNQ platform (Zybo board)
  ☆26Updated 6 years ago
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆70Updated 3 years ago
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆296Updated last year
• BinaryHackerLab / CadenceLicensePatcher
  Patch cadence products
  ☆47Updated last year
• charkster / spi_slave_verilog
  SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs
  ☆17Updated 5 years ago
• ColsonZhang / VerilogA-Wave-Generator
  The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…
  ☆54Updated 3 years ago
• ultraembedded / core_usb_cdc
  Basic USB-CDC device core (Verilog)
  ☆80Updated 4 years ago
• m-labs / tdc-core
  A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
  ☆62Updated 10 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆65Updated 3 years ago
• dirjud / Nitro-Parts-lib-SPI
  Verilog SPI master and slave
  ☆57Updated 9 years ago