wangyuxiao2000 / ccsds-ldpcLinks
ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
☆25Updated last year
Alternatives and similar repositories for ccsds-ldpc
Users that are interested in ccsds-ldpc are comparing it to the libraries listed below
Sorting:
- NMS_decode☆15Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Updated 8 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 6 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆31Updated 2 years ago
- 最小和算法实现☆10Updated 5 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆199Updated 2 years ago
- Toy OFDM Communication System with FPGA☆12Updated 4 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Updated 5 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆17Updated 5 years ago
- verilog☆21Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆128Updated last week
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆79Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆32Updated 4 years ago
- Wi-Fi LDPC codec Verilog IP core☆18Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆43Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆146Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆29Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 5 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆48Updated 9 years ago
- FPGA☆126Updated 5 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆34Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆142Updated 2 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆61Updated 6 years ago