wangyuxiao2000 / ccsds-ldpcLinks
ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
☆24Updated last year
Alternatives and similar repositories for ccsds-ldpc
Users that are interested in ccsds-ldpc are comparing it to the libraries listed below
Sorting:
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- NMS_decode☆15Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆28Updated 4 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆31Updated 2 years ago
- FPGA实现动态图像识别☆23Updated 5 years ago
- verilog☆21Updated 2 years ago
- 最小和算法实现☆10Updated 5 years ago
- LMS sound filtering by Verilog☆44Updated 5 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆176Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆77Updated 4 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆16Updated 5 years ago
- 基于FPGA进行车牌识别☆80Updated 2 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- image processing based FPGA☆116Updated 4 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- ☆35Updated 2 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆28Updated 5 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆45Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆83Updated 4 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- FPGA☆126Updated 5 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆32Updated last year
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- AXI总线连接器☆105Updated 5 years ago