wangyuxiao2000 / ccsds-ldpc
ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
☆15Updated 6 months ago
Alternatives and similar repositories for ccsds-ldpc:
Users that are interested in ccsds-ldpc are comparing it to the libraries listed below
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 4 years ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆22Updated last year
- NMS_decode☆11Updated 4 years ago
- An AXI DDR3 SDRAM controller for FPGA☆33Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆45Updated 4 years ago
- 最小和算法实现☆10Updated 4 years ago
- fpga跑sobel识别算法☆29Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- FIR implemention with Verilog☆46Updated 5 years ago
- FPGA图像处理仿真平台☆25Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆24Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆45Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Toy OFDM Communication System with FPGA☆11Updated 3 years ago
- Integration of SIFT and LES Algorithms☆12Updated 10 months ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆42Updated 6 years ago
- ☆33Updated last year
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆11Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- FPGA实现动态图像识别☆17Updated 4 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago