wangyuxiao2000 / ccsds-ldpcLinks
ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
☆24Updated last year
Alternatives and similar repositories for ccsds-ldpc
Users that are interested in ccsds-ldpc are comparing it to the libraries listed below
Sorting:
- NMS_decode☆15Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 8 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆27Updated 4 years ago
- 最小和算法实现☆10Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- image processing based FPGA☆115Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- verilog☆21Updated 2 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆29Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆31Updated 10 months ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆172Updated last year
- LMS sound filtering by Verilog☆43Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- FPGA☆127Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆30Updated last year
- 基于FPGA进行车牌识别☆78Updated last year
- FPGA实现动态图像识别☆23Updated 5 years ago
- this repository is vim cfg for verilog.☆50Updated last year
- Bilinear interpolation realizes image scaling based on FPGA☆28Updated 5 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 5 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆15Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆54Updated last year