wangyuxiao2000 / ccsds-ldpc
ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
☆13Updated last month
Related projects ⓘ
Alternatives and complementary repositories for ccsds-ldpc
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆44Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆21Updated 3 years ago
- 最小和算法实现☆11Updated 4 years ago
- NMS_decode☆11Updated 4 years ago
- FIR implemention with Verilog☆44Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- An AXI DDR3 SDRAM controller for FPGA☆23Updated 10 months ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆23Updated 3 years ago
- ☆31Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆18Updated 7 months ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆12Updated 4 years ago
- ☆26Updated 2 months ago
- Verilog program☆11Updated 4 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆22Updated 4 years ago
- ☆21Updated 3 years ago
- Verilog实现OFDM基带☆39Updated 8 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆17Updated 6 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆19Updated 4 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆41Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆35Updated 2 years ago
- LMS sound filtering by Verilog☆35Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆16Updated 4 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago