wangyuxiao2000 / ccsds-ldpcLinks
ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
☆22Updated 11 months ago
Alternatives and similar repositories for ccsds-ldpc
Users that are interested in ccsds-ldpc are comparing it to the libraries listed below
Sorting:
- NMS_decode☆15Updated 5 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆52Updated 7 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆24Updated 4 years ago
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆27Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆61Updated 6 years ago
- LMS sound filtering by Verilog☆40Updated 5 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- FPGA☆158Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- verilog☆21Updated 2 years ago
- image processing based FPGA☆113Updated 3 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆166Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆47Updated 7 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆71Updated 4 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆27Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- some interesting demos for starters☆82Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- FPGA实现动态图像识别☆21Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- FPGA☆127Updated 5 years ago
- 2019年全国大学生电子设计大赛G题双路语音调频接收机的FPGA全实现☆14Updated 5 years ago
- Open IP in Hardware Description Language.☆24Updated last year
- 2023集创赛紫光同创杯一等奖项目☆120Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆44Updated 8 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago