ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)
☆24Sep 25, 2024Updated last year
Alternatives and similar repositories for ccsds-ldpc
Users that are interested in ccsds-ldpc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NMS_decode☆13Jul 17, 2020Updated 5 years ago
- Bit Error Rate (BER) and Frame Error Rate (FER) references. Most of those results have been simulated with AFF3CT.☆15Updated this week
- LDPC编码解码matlab代码和Verilog代码及资料☆51Aug 27, 2018Updated 7 years ago
- 苹果IOS手机群控系统 ·同步操作电商拼多多亚马逊等 ·支持任何软件平台,自带录制脚本 ·电脑复制文本粘贴至手机 ·一键批量给每台手机输入不同文字，更多功能请加微信：kingkong3600☆12Sep 30, 2025Updated 7 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- Implementation of BPSK QPSK ASK and FSK☆16Aug 7, 2020Updated 5 years ago
- Low Density Parity Check codes encoder and decoder, in particular for CCSDS standards.☆67Oct 16, 2018Updated 7 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 6 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Use STM32F407 to draw some pictures with libjpeg☆10Oct 30, 2019Updated 6 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- JPEG Encoder for Cortex-M☆14Sep 2, 2016Updated 9 years ago
- APB Logic☆26Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆96Jan 5, 2025Updated last year
- MATLAB implementation of Contrast Limited Adaptive Histogram Equalization for mammography images☆12Oct 29, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆18Feb 24, 2021Updated 5 years ago
- FPGA-based SNN Accelerator Toy☆41Apr 17, 2026Updated last month
- Spread OFDM-IM, signal detection shemes, theoretical bound on bit error probability☆12May 16, 2022Updated 4 years ago
- ☆16Jun 13, 2020Updated 5 years ago
- Convolutional neural network to detect fire☆13Mar 26, 2019Updated 7 years ago
- Point cloud generation using mm-wave radar, classification using PointNet/PointNet++, etc.☆25Apr 4, 2023Updated 3 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- ☆10Dec 8, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- wireless channel sims -- equalizer, concatenated ecc, diversity, 802.11b standard, cdma decoder, single-user MIMO, OFDM☆10Jun 3, 2020Updated 5 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Implementation of DeepID2☆18Sep 5, 2016Updated 9 years ago
- Matlab simulation of an EM algorithm based on HMM to blind channel equalization☆13Jun 16, 2018Updated 7 years ago
- ☆12Mar 25, 2020Updated 6 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆25Aug 23, 2021Updated 4 years ago