Alternatives and similar repositories for CS241-Lectures-SP22:

Users that are interested in CS241-Lectures-SP22 are comparing it to the libraries listed below

• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated 10 months ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 3 years ago
• wyvernSemi / riscV
  Open source ISS and logic RISC-V 32 bit project
  ☆42Updated 2 months ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆34Updated 4 years ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆72Updated 2 years ago
• eisl-nctu / falco
  A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.
  ☆16Updated 3 years ago
• PacktPublishing / Architecting-and-Building-High-Speed-SoCs
  Architecting and Building High Speed SoCs, published by Packt
  ☆26Updated 2 years ago
• NTU-LaDS-II / qATG
  An open-source quantum automatic test generator.
  ☆14Updated 5 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆29Updated this week
• shivanishah269 / risc-v-core
  This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…
  ☆71Updated last year
• JeffDeCola / my-verilog-examples
  A place to keep my synthesizable verilog examples.
  ☆33Updated 2 weeks ago
• digital-design-hq / Digital-Resources
  ☆54Updated 3 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆40Updated 10 months ago
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆40Updated this week
• armleo / ArmleoCPU
  ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set
  ☆4Updated 2 years ago
• gvsoc / gvsoc
  ☆16Updated this week
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆22Updated 5 years ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆121Updated 3 years ago
• mihir8181 / VLSI-Design-Digital-System
  This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…
  ☆17Updated 5 years ago
• openhwgroup / corev-gcc
  ☆23Updated 7 months ago
• hlslibs / ac_math
  Algorithmic C Math Library
  ☆59Updated 2 months ago
• dpretet / friscv
  RISCV CPU implementation in SystemVerilog
  ☆23Updated 4 months ago
• hamsternz / simple-riscv
  A simple three-stage RISC-V CPU
  ☆22Updated 3 years ago
• gabrieljcs / ann-vhdl
  A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE
  ☆30Updated 4 years ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆88Updated 5 years ago
• yutongshen / RISC-V_SoC
  ☆35Updated last year
• goossens-springer / goossens-book-ip-projects
  this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …
  ☆24Updated 4 months ago
• hlslibs / matchlib_connections
  Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
  ☆37Updated 5 months ago
• pulp-platform / clint
  RISC-V Core Local Interrupt Controller (CLINT)
  ☆25Updated last year
• greati / processor_risc
  A simple processor implemented in SystemC
  ☆24Updated 8 years ago