Alternatives and similar repositories for CS241-Lectures-SP22

Users that are interested in CS241-Lectures-SP22 are comparing it to the libraries listed below

• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• sayden / verilog-tutorials
  ☆12Updated 8 years ago
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆30Updated 5 years ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• vherdt / riscv-vp
  RISC-V Virtual Prototype
  ☆42Updated 3 years ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆101Updated 4 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• AI-Vector-Accelerator / ava-core
  A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)
  ☆34Updated 4 years ago
• AmeerAbdelhadi / Multi-Sink-Lee-Moore-Shortest-Path-Maze-Router
  This is an implemention of Lee-Moore's Shortest Path Maze Router with multi-sink nets support.
  ☆13Updated 9 years ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆42Updated last year
• parallella / openeda
  Open source EDA chip design flow
  ☆50Updated 8 years ago
• Rishabh-zhcet / Analog-to-Digital-Converter
  This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …
  ☆9Updated 3 years ago
• eda-ricercatore / Modica-SRAM
  Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…
  ☆15Updated 4 years ago
• andrsmllr / magic_vlsi_examples
  Some simple examples for the Magic VLSI physical chip layout tool.
  ☆29Updated 4 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆29Updated 8 months ago
• digital-design-hq / Digital-Resources
  ☆58Updated 3 years ago
• EECS150 / asic-labs-fa22
  ☆19Updated 2 years ago
• rdiez / uart_dpi
  DPI module for UART-based console interaction with Verilator simulations
  ☆23Updated 12 years ago
• embedded-explorer / Open-Source-RTL-Design
  This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
  ☆36Updated 3 years ago
• greati / processor_risc
  A simple processor implemented in SystemC
  ☆25Updated 8 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆49Updated 9 years ago
• iammituraj / pqr5asm
  PQR5ASM is a RISC-V Assembler compliant with RV32I
  ☆19Updated last month
• mikeroyal / FPGA-Guide
  FPGA Guide
  ☆12Updated 3 years ago
• varunnagpaal / Digital-Hardware-Modelling
  Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)
  ☆65Updated 3 months ago
• PacktPublishing / Architecting-and-Building-High-Speed-SoCs
  Architecting and Building High Speed SoCs, published by Packt
  ☆29Updated 2 years ago
• ashishrana160796 / verilog-starter-tutorials
  Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
  ☆58Updated 4 years ago
• asfhiolNick / NTU_PhysicalDesign_201902
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆8Updated last year
• Weiyet / RTLStructLib
  RTL data structure
  ☆47Updated this week
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆21Updated 5 years ago
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆11Updated 11 years ago