Alternatives and similar repositories for CS241-Lectures-SP22:

Users that are interested in CS241-Lectures-SP22 are comparing it to the libraries listed below

• hughperkins / cpu-tutorial
  Tutorial on building your own CPU, in Verilog
  ☆33Updated 3 years ago
• arm-university / System-on-Chip-Design-with-Arm-Cortex-M-Processors
  A reference book on System-on-Chip Design
  ☆25Updated last year
• pulp-platform / gpio
  Parametric GPIO Peripheral
  ☆12Updated 2 months ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆83Updated 11 months ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• kaitoukito / Integrated-Circuit-Specifications
  Collect some IC specs for learning.
  ☆17Updated 10 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆50Updated 8 years ago
• NTU-LaDS-II / qATG
  An open-source quantum automatic test generator.
  ☆14Updated 7 months ago
• TSG405 / C-for-Everyone-Programming-Fundamentals
  This Repo is meant and maintained to help learners complete the course -- "C-for-Everyone-Programming-Fundamentals-by-University-of-Calif…
  ☆16Updated 4 years ago
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆29Updated 5 years ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆16Updated last week
• accellera-official / systemc-common-practices
  SystemC Common Practices (SCP)
  ☆27Updated 4 months ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 weeks ago
• AleksandarKostovic / SystemC-tutorial
  Brief SystemC getting started tutorial
  ☆88Updated 5 years ago
• ultraembedded / altor32
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆12Updated 9 years ago
• drichmond / HOPS
  Synthesizable Higher-Order Functions (Patterns) for C++
  ☆17Updated 6 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• khushhallchandra / Simulated-Annealing
  Simulated Annealing to minimize the wirelength
  ☆8Updated 8 years ago
• wyvernSemi / riscV
  Open source ISS and logic RISC-V 32 bit project
  ☆50Updated last week
• mgraczyk / coursera-vlsicad
  Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
  ☆11Updated 10 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆32Updated 2 weeks ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆98Updated 4 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated this week
• digital-design-hq / Digital-Resources
  ☆57Updated 3 years ago
• dominiksalvet / risc63
  Custom 64-bit pipelined RISC processor
  ☆18Updated 9 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆41Updated 6 years ago
• chipsalliance / ideas
  ☆21Updated last year
• en9inerd / SimAn
  Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”
  ☆12Updated 11 months ago