NTU-ALComLab / LSV-PALinks
Logic Synthesis and Verification: Programming Assignments
☆13Updated this week
Alternatives and similar repositories for LSV-PA
Users that are interested in LSV-PA are comparing it to the libraries listed below
Sorting:
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 5 years ago
- An open-source quantum automatic test generator.☆14Updated 5 months ago
- ☆28Updated 4 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Updated 2 years ago
- A circuit toolkit☆105Updated 5 years ago
- C++ logic network library☆260Updated last month
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- Showcase examples for EPFL logic synthesis libraries☆198Updated last year
- State-of-the-art in reversible logic synthesis☆23Updated 9 years ago
- Hardware Description Language on FPGA☆10Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 7 months ago
- ☆13Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆20Updated 10 months ago
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- A logic synthesis tool☆82Updated 2 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 9 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆65Updated this week
- C++ truth table library☆62Updated 3 months ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- Optimization results for superconducting electronic (SCE) circuits☆15Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆28Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- C++ header-only reasoning library☆17Updated last year
- ☆18Updated 4 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Updated 4 years ago
- An open-source design automation framework for Field-coupled Nanotechnologies☆79Updated this week