NTU-ALComLab / LSV-PA

Related projects: ⓘ

• NTU-LaDS-II / qATG
  An open-source quantum automatic test generator.
  ☆10Updated last week
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆18Updated 5 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆95Updated 4 years ago
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆37Updated 5 years ago
• lsils / mockturtle
  C++ logic network library
  ☆204Updated this week
• ABKGroup / TritonRoute-WXL
  ☆24Updated 3 years ago
• ByronHsu / AAG-Visualizer
  🌆 🏙 🌃 Viz.js Graphviz - An Elegant Visualizer for And-Inverter Graph
  ☆103Updated 6 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆176Updated 5 months ago
• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆64Updated 6 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆29Updated 9 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆57Updated 3 months ago
• gmeuli / caterpillar
  ☆22Updated 3 years ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 2 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆92Updated 2 months ago
• jacky860226 / nthu-route
  nthu-route 2.11
  ☆11Updated 5 years ago
• liangrj2014 / ISPD24_contest
  ☆19Updated 5 months ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆159Updated 3 weeks ago
• jacky860226 / ICCAD-2021-B
  ICCAD-2021-B
  ☆13Updated 3 years ago
• msoeken / kitty
  C++ truth table library
  ☆49Updated 5 months ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆39Updated 3 years ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆26Updated 5 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆118Updated last year
• alanminko / iwls2022-ls-contest
  Problems and Results of IWLS 2022 Programming Contest
  ☆16Updated 2 years ago
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆23Updated 2 years ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆140Updated 11 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆93Updated 2 weeks ago
• RsynTeam / rsyn-x
  Rsyn – An Extensible Physical Synthesis Framework
  ☆120Updated 2 months ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆14Updated 5 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆44Updated 2 months ago
• asyncvlsi / lefdef
  Mirror of the Si2 LEF/DEF parser (v5.8)
  ☆11Updated 2 years ago