NTU-ALComLab / LSV-PALinks
Logic Synthesis and Verification: Programming Assignments
☆13Updated 5 months ago
Alternatives and similar repositories for LSV-PA
Users that are interested in LSV-PA are comparing it to the libraries listed below
Sorting:
- An open-source quantum automatic test generator.☆14Updated last month
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 4 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆8Updated last year
- Routing Visualization for Physical Design☆19Updated 6 years ago
- ☆25Updated 4 years ago
- C++ logic network library☆232Updated 2 weeks ago
- A Python library for working with logic networks, synthesis, and optimization.☆18Updated this week
- C++ header-only reasoning library☆16Updated 10 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- A circuit toolkit☆102Updated 5 years ago
- C++ truth table library☆56Updated 2 weeks ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- Power and Timing Optimization Using MBFF☆17Updated last week
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- EPFL logic synthesis benchmarks☆192Updated 2 weeks ago
- 🌆 🏙 🌃 Viz.js Graphviz - An Elegant Visualizer for And-Inverter Graph☆103Updated 7 years ago
- ☆30Updated 4 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆16Updated 2 years ago
- Optimization results for superconducting electronic (SCE) circuits☆13Updated last year
- Problems and Results of IWLS 2022 Programming Contest☆19Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆36Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- Hardware Description Language on FPGA☆9Updated last year
- An open multiple patterning framework☆75Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆44Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆168Updated 2 weeks ago