NTU-ALComLab / LSV-PALinks
Logic Synthesis and Verification: Programming Assignments
☆15Updated 2 weeks ago
Alternatives and similar repositories for LSV-PA
Users that are interested in LSV-PA are comparing it to the libraries listed below
Sorting:
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 5 years ago
- An open-source quantum automatic test generator.☆15Updated 6 months ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- ☆28Updated 5 years ago
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Updated 2 years ago
- A circuit toolkit☆106Updated 5 years ago
- State-of-the-art in reversible logic synthesis☆23Updated 9 years ago
- C++ logic network library☆268Updated 2 months ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 3 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆67Updated this week
- ☆14Updated 7 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 8 months ago
- ☆13Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 3 years ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Updated 11 months ago
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- An advanced circuit-based sat solver☆36Updated 9 months ago
- Python version of tools to work with AIG formatted files☆12Updated 7 months ago
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- A logic synthesis tool☆83Updated 3 months ago
- Simple SAT solver with CDCL implemented in Python☆19Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 6 months ago
- Optimization results for superconducting electronic (SCE) circuits☆15Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Updated 4 years ago
- C++ header-only reasoning library☆17Updated last year
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Updated 9 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Updated 5 years ago