NTU-ALComLab / LSV-PALinks
Logic Synthesis and Verification: Programming Assignments
☆13Updated 6 months ago
Alternatives and similar repositories for LSV-PA
Users that are interested in LSV-PA are comparing it to the libraries listed below
Sorting:
- An open-source quantum automatic test generator.☆14Updated 2 weeks ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 4 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆8Updated last year
- ☆25Updated 4 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- C++ header-only reasoning library☆16Updated 11 months ago
- C++ truth table library☆56Updated last month
- C++ logic network library☆233Updated last month
- An open-source design automation framework for Field-coupled Nanotechnologies☆70Updated this week
- Power and Timing Optimization Using MBFF☆17Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆127Updated last week
- A circuit toolkit☆102Updated 5 years ago
- ☆22Updated last month
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆16Updated last year
- VLSI EDA Global Router☆73Updated 7 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆22Updated this week
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- ☆30Updated 4 years ago
- Hardware Description Language on FPGA☆9Updated last year
- C++ header-only exact synthesis library☆17Updated 2 years ago
- NTHU CS6135 VLSI Physical Design Automation (2022 Fall)☆16Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆41Updated 6 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- ☆15Updated 7 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 11 months ago