eigenpi / Face-Detection-on-FPGA
This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.
☆47Updated 8 years ago
Alternatives and similar repositories for Face-Detection-on-FPGA:
Users that are interested in Face-Detection-on-FPGA are comparing it to the libraries listed below
- Verilog modules required to get the OV7670 camera working☆68Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆59Updated 3 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- Small (Q)SPI flash memory programmer in Verilog☆61Updated 2 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆16Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆66Updated 11 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 4 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Verilog digital signal processing components☆133Updated 2 years ago
- Various projects of SPI loader module for xilinx fpga☆30Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆64Updated 2 years ago
- JPEG Encoder Verilog☆76Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆46Updated last month
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- MIPI CSI-2 + MIPI CCS Demo☆71Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- A 2D convolution hardware implementation written in Verilog☆44Updated 4 years ago
- ☆10Updated 7 years ago