eigenpi / Face-Detection-on-FPGALinks
This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.
☆45Updated 8 years ago
Alternatives and similar repositories for Face-Detection-on-FPGA
Users that are interested in Face-Detection-on-FPGA are comparing it to the libraries listed below
Sorting:
- Verilog modules required to get the OV7670 camera working☆73Updated 6 years ago
- Real-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps☆64Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Image capture, image filtering and image display (VGA) : picture in picture, edge detection, gray image and smooth image☆67Updated 11 years ago
- MIPI CSI-2 + MIPI CCS Demo☆72Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆70Updated 3 years ago
- Video Stream Scaler☆40Updated 10 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- JPEG Encoder Verilog☆76Updated 2 years ago
- ☆56Updated 2 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆16Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆31Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- I2C controller core☆46Updated 2 years ago