aquaxis / IPCORELinks
☆139Updated 10 years ago
Alternatives and similar repositories for IPCORE
Users that are interested in IPCORE are comparing it to the libraries listed below
Sorting:
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆226Updated last year
- FPGA☆127Updated 5 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- image processing based FPGA☆113Updated 3 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- ☆149Updated last week
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆237Updated 4 years ago
- PYNQ学习资料☆164Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆202Updated last year
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆242Updated last year
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等) 、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 10 years ago
- AXI总线连接器☆103Updated 5 years ago
- ☆143Updated 4 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- ☆56Updated this week
- AXI协议规范中文翻译版☆160Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆29Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆187Updated last year