aquaxis / IPCORELinks
☆141Updated 10 years ago
Alternatives and similar repositories for IPCORE
Users that are interested in IPCORE are comparing it to the libraries listed below
Sorting:
- Vivado诸多IP,包括图像处理等☆232Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- FPGA☆126Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- image processing based FPGA☆116Updated 4 years ago
- PYNQ学习资料☆171Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆239Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆264Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- ☆149Updated this week
- AXI协议规范中文翻译版☆165Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆267Updated 7 years ago
- AXI总线连接器☆105Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆242Updated 6 years ago
- ☆144Updated 5 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 2 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆211Updated 2 years ago
- FPGA实现简单的图像处理算法☆62Updated 2 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆36Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆75Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- 基于Xilinx Zynq 嵌入式软硬件协同设计实战指南☆83Updated 10 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆57Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆138Updated last year