☆141Apr 24, 2015Updated 10 years ago
Alternatives and similar repositories for IPCORE
Users that are interested in IPCORE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Oct 18, 2024Updated last year
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- 视频旋转（2019FPGA大赛）☆41May 5, 2020Updated 5 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- ☆676Dec 31, 2025Updated 3 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆19Feb 25, 2026Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- Verilog Ethernet Switch (layer 2)☆52Oct 18, 2023Updated 2 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆30Dec 31, 2019Updated 6 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆38Oct 25, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆11Jan 8, 2021Updated 5 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,835Mar 24, 2021Updated 5 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Verilog Ethernet components for FPGA implementation☆2,917Feb 27, 2025Updated last year
- An open source library for image processing on FPGA.☆629Jun 16, 2015Updated 10 years ago
- IIR Lowpass Filter☆13Jan 12, 2018Updated 8 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆15May 16, 2021Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆123Sep 19, 2024Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated 2 months ago
- Verilog AXI components for FPGA implementation☆2,010Feb 27, 2025Updated last year
- ☆14Jul 28, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- fpga跑sobel识别算法☆47Mar 15, 2021Updated 5 years ago
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- ☆34Nov 26, 2019Updated 6 years ago