aquaxis / IPCORE
☆129Updated 9 years ago
Alternatives and similar repositories for IPCORE:
Users that are interested in IPCORE are comparing it to the libraries listed below
- FPGA☆120Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆191Updated 6 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆195Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- PYNQ学习资料☆160Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆78Updated 4 years ago
- image processing based FPGA☆100Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆52Updated 8 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- ☆139Updated 2 months ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆218Updated 6 years ago
- Cortex M0 based SoC☆72Updated 3 years ago
- AXI总线连接器☆94Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆62Updated 6 years ago
- 视频旋转(2019FPGA大赛)☆31Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆145Updated last year
- Step by step tutorial for building CortexM0 SoC☆37Updated 2 years ago
- ☆66Updated 3 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆32Updated 2 years ago
- AXI DMA 32 / 64 bits☆106Updated 10 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- FPGA实现简单的图像处理算法☆40Updated last year
- ☆139Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆115Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆135Updated 3 months ago
- AXI协议规范中文翻译版☆138Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- AMBA bus lecture material☆404Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆182Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆32Updated 9 months ago