RobRoyce / fpga_mouse_controller_basys3Links
USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and validation. Includes Xilinx Basys 3 target configuration.
☆15Updated 3 years ago
Alternatives and similar repositories for fpga_mouse_controller_basys3
Users that are interested in fpga_mouse_controller_basys3 are comparing it to the libraries listed below
Sorting:
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆13Updated last week
- To design test bench of the APB protocol☆17Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- A library of verilog and vhdl modules☆15Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 11 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆13Updated 3 years ago
- ☆11Updated 2 years ago
- ☆16Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆21Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- The template for VLSI project☆19Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- APB Logic☆19Updated 7 months ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- M-extension for RISC-V cores.☆31Updated 7 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated last year