RobRoyce / fpga_mouse_controller_basys3
USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and validation. Includes Xilinx Basys 3 target configuration.
☆12Updated 2 years ago
Alternatives and similar repositories for fpga_mouse_controller_basys3:
Users that are interested in fpga_mouse_controller_basys3 are comparing it to the libraries listed below
- WISHBONE Interconnect☆11Updated 7 years ago
- To design test bench of the APB protocol☆16Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Simple RiscV core for academic purpose.☆22Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆20Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆47Updated 3 years ago
- UART 16550 core☆32Updated 10 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆26Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆13Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆19Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- A Verilog implementation of a processor cache.☆23Updated 7 years ago
- ☆25Updated 4 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆12Updated 4 years ago
- Switched SRAM-based Multi-ported RAM☆14Updated 2 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆12Updated 8 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- 位宽和深度可定制的异步FIFO☆12Updated 7 months ago
- Direct Access Memory for MPSoC☆12Updated 3 weeks ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆14Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆15Updated last year
- ☆9Updated 4 years ago