USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and validation. Includes Xilinx Basys 3 target configuration.
☆17Feb 26, 2022Updated 4 years ago
Alternatives and similar repositories for fpga_mouse_controller_basys3
Users that are interested in fpga_mouse_controller_basys3 are comparing it to the libraries listed below
Sorting:
- 👻 Simple Undertale-like game on Basys3 FPGA written in Verilog☆16Jul 3, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- ☆10Sep 21, 2025Updated 5 months ago
- FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3☆30Nov 18, 2018Updated 7 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- Integration of two camera 📷 modules to Basys 3 FPGA☆45Feb 8, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- 用无障碍服务使可以主动拨打微信视频电话、电话、自动接听微 信视频电话☆11Sep 17, 2024Updated last year
- Digital System Design☆48Feb 23, 2026Updated last week
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Mirror of NetBSD sources useful with rump kernels☆13Mar 23, 2017Updated 8 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Feb 22, 2026Updated last week
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated last year
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- Project to build an 8-bit arithmetic logic unit (ALU) consisting only of transistors☆11Jan 15, 2022Updated 4 years ago
- Network protocol libraries for VHDL test benches☆13Jan 11, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Unofficial, one of the best audio editors on GNU/Linux.☆11Feb 21, 2026Updated last week
- The Haiku operating system. (Pull requests will be ignored; patches may be sent to https://review.haiku-os.org).☆12Nov 30, 2025Updated 3 months ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆11Oct 20, 2021Updated 4 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Basic Circuits in Logisim☆11Jan 28, 2019Updated 7 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- Xilinx Platform cable USB and impact on linux without windrvr by Michael Gernoth☆11Apr 17, 2014Updated 11 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 4 months ago
- VHDL source file project for a hardware in the loop simulation of a permanen magnet motor with field oriented control design☆11Nov 22, 2022Updated 3 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago