RobRoyce / fpga_mouse_controller_basys3Links
USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and validation. Includes Xilinx Basys 3 target configuration.
☆15Updated 3 years ago
Alternatives and similar repositories for fpga_mouse_controller_basys3
Users that are interested in fpga_mouse_controller_basys3 are comparing it to the libraries listed below
Sorting:
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Updated 13 years ago
- A library of verilog and vhdl modules☆15Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆13Updated 3 weeks ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- A Y86-64 processor implemented using Verilog☆18Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- The template for VLSI project☆21Updated 6 years ago
- Matrix Multiplication in Hardware☆16Updated 5 years ago
- ☆16Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- ☆19Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated last week
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆31Updated 7 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆11Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- FPGA Labs for EECS 151/251A (Fall 2021)☆10Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆28Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- verilog modules☆13Updated 5 years ago