RobRoyce / fpga_mouse_controller_basys3
USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and validation. Includes Xilinx Basys 3 target configuration.
☆14Updated 3 years ago
Alternatives and similar repositories for fpga_mouse_controller_basys3:
Users that are interested in fpga_mouse_controller_basys3 are comparing it to the libraries listed below
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆11Updated 3 years ago
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆12Updated this week
- ☆27Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 3 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆12Updated last year
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆11Updated 2 years ago
- Switched SRAM-based Multi-ported RAM☆16Updated 5 months ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆13Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆18Updated last year
- ☆9Updated 4 years ago
- Two Level Cache Controller implementation in Verilog HDL☆42Updated 4 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- A library of verilog and vhdl modules☆15Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- Pipelined FFT/IFFT 64 points processor☆12Updated 10 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆53Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- fpga verilog risc-v rv32i cpu☆11Updated 2 years ago