mnemocron / my-discrete-fpgaLinks
My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
☆47Updated last year
Alternatives and similar repositories for my-discrete-fpga
Users that are interested in my-discrete-fpga are comparing it to the libraries listed below
Sorting:
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆144Updated this week
- A bit-serial CPU written in VHDL, with a simulator written in C.☆134Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆308Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆87Updated 6 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- FPGA Odysseus with ULX3S☆69Updated 2 years ago
- Playground for VGA projects on Tiny Tapeout☆70Updated last month
- sump3 logic analyzer☆31Updated last month
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆66Updated 8 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- CoreScore☆171Updated last month
- Silicon Layout Wizard☆194Updated 3 months ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated last month
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated this week
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆54Updated 7 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Example projects/code for the OrangeCrab☆108Updated last year
- Soft USB for LiteX☆50Updated 3 months ago
- Documenting Lattice's 28nm FPGA parts☆147Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 3 weeks ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆223Updated last year
- List of all links you can try with ULX3S☆107Updated 4 years ago
- A configurable RTL to bitstream FPGA toolchain☆55Updated this week
- Exploring gate level simulation☆59Updated 8 months ago
- Example LED blinking project for your FPGA dev board of choice☆189Updated 3 weeks ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- Virtual Development Board☆64Updated 4 years ago