mnemocron / my-discrete-fpga

Related projects ⓘ

Alternatives and complementary repositories for my-discrete-fpga

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆121Updated 2 months ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆56Updated 2 months ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆82Updated 5 years ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆112Updated 2 weeks ago
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆71Updated last year
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆49Updated last year
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆81Updated 2 years ago
• turbo9team / turbo9
  Turbo9 - Pipelined 6809 Microprocessor IP
  ☆151Updated last month
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated this week
• smunaut / iCE40linux
  Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker
  ☆94Updated last year
• swetland / ethernet-pmod
  Ethernet PHY PMOD (Microchip LAN8720A PHY)
  ☆38Updated 2 years ago
• RadionaOrg / ulx3s-links
  List of all links you can try with ULX3S
  ☆93Updated 3 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆84Updated 2 weeks ago
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆74Updated last year
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆165Updated 3 months ago
• olofk / vidbo
  Virtual Development Board
  ☆58Updated 2 years ago
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆104Updated 6 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆47Updated this week
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆73Updated 2 months ago
• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆97Updated 8 months ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆51Updated last year
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆36Updated last year
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆89Updated 4 months ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆17Updated 7 months ago
• oskirby / logicbone
  Logicbone ECP5 Development Board
  ☆112Updated 4 years ago
• ulx3s / fpga-odysseus
  FPGA Odysseus with ULX3S
  ☆64Updated last year
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆170Updated last year
• Pconst167 / sol-1
  Sol-1: A CPU/Computer System made from 74 series logic.
  ☆72Updated this week
• rscott2049 / pico-rmii-ethernet_nce
  ☆97Updated 2 months ago