Alternatives and similar repositories for my-discrete-fpga

Users that are interested in my-discrete-fpga are comparing it to the libraries listed below

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆133Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆144Updated 7 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆305Updated last year
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆53Updated 5 months ago
• TinyTapeout / vga-playground
  Playground for VGA projects on Tiny Tapeout
  ☆66Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• ulx3s / fpga-odysseus
  FPGA Odysseus with ULX3S
  ☆69Updated 2 years ago
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆187Updated last month
• Forty-Bot / ethernet
  WIP 100BASE-TX PHY
  ☆76Updated last year
• olofk / corescore
  CoreScore
  ☆169Updated 2 weeks ago
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 3 weeks ago
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆62Updated 7 months ago
• suarezvictor / litex_imgui_usb_demo
  Soft USB for LiteX
  ☆50Updated last month
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆101Updated 3 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆192Updated 2 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆54Updated last week
• OLIMEX / GateMateA1-EVB
  Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040
  ☆35Updated 11 months ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated last month
• cpldcpu / PCBFlow
  VHDL to Discrete Logic on PCB Flow
  ☆123Updated 10 months ago
• smunaut / iCE40linux
  Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker
  ☆102Updated 2 years ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆31Updated last month
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆107Updated last year
• olofk / vidbo
  Virtual Development Board
  ☆64Updated 4 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 3 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆90Updated last year
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆108Updated 2 weeks ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆145Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 7 months ago
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆92Updated 5 months ago