A bit-serial CPU written in VHDL, with a simulator written in C.
☆142Sep 1, 2024Updated last year
Alternatives and similar repositories for bit-serial
Users that are interested in bit-serial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆55Apr 11, 2026Updated 3 months ago
- A VM that uses LFSR instead of a normal program counter that runs Forth☆17Apr 14, 2026Updated 3 months ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- The J1 CPU☆181Oct 14, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆378Mar 19, 2024Updated 2 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ☆21May 8, 2025Updated last year
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last week
- eForth for the j1 simulator and actual J1 FPGAs☆39Mar 31, 2015Updated 11 years ago
- An embeddable, tiny Forth interpreter with metacompiler.☆112Apr 29, 2025Updated last year
- ☆22Oct 12, 2024Updated last year
- A 2d "programming language" based around triangles☆11Sep 23, 2023Updated 2 years ago
- Text-mode graphics card, using only TTL gates.☆57Nov 8, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- A current/voltage tracer for semiconductors using very simple hardware.☆15Oct 5, 2021Updated 4 years ago
- A collection of algorithms to reverse using partial information various hashes used by Minecraft to seed its ChunkRandom PRNG.☆10Mar 7, 2024Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Swapforth is a cross-platform ANS Forth☆305Dec 26, 2023Updated 2 years ago
- An Esoteric Programming Language based on Reverse Polish Notation☆12Feb 16, 2017Updated 9 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆318Jun 6, 2024Updated 2 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- Library which allows the Pi Pico to send UDP packets over 10BASE-T Ethernet☆12Oct 8, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,831Jul 10, 2026Updated last week
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Sep 3, 2016Updated 9 years ago
- ☆20Sep 12, 2025Updated 10 months ago
- Original Forth for 1BM 1130 written by Charles Moore in 1968.☆51Oct 16, 2021Updated 4 years ago
- A minimal X11/Xlib client library☆23Mar 20, 2019Updated 7 years ago
- Princess and Frog game by Ed Fries for Atari 8-bit computers☆13Mar 30, 2021Updated 5 years ago
- Actively maintained fork of Peter Miller's UCSD P-System tools - Cross-compiler☆20Jun 1, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Stack machine with 4-bit instructions☆80Dec 14, 2017Updated 8 years ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,427Jun 18, 2026Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- A custom business card shaped wireless macropad featuring three switches, a rotary encoder, and RGB LED feedback. The macropad is designe…☆18Aug 26, 2025Updated 10 months ago