howerj / bit-serialLinks
A bit-serial CPU written in VHDL, with a simulator written in C.
☆129Updated last year
Alternatives and similar repositories for bit-serial
Users that are interested in bit-serial are comparing it to the libraries listed below
Sorting:
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆52Updated 3 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- ☆96Updated 4 years ago
- WIP 100BASE-TX PHY☆76Updated 9 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆43Updated last year
- Turbo9 - Pipelined 6809 Microprocessor IP☆160Updated last month
- i8080 precise replica in Verilog, based on reverse engineering of real die☆158Updated 6 years ago
- Playground for VGA projects on Tiny Tapeout☆64Updated 3 weeks ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- The Zylin ZPU☆245Updated 10 years ago
- Soft USB for LiteX☆50Updated 2 years ago
- FPGA Odysseus with ULX3S☆67Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆75Updated 10 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- An attempt to recreate the RP2040 PIO in an FPGA☆302Updated last year
- Sol-1: A CPU/Computer System made from 74 series logic.☆76Updated last month
- The J1 CPU☆171Updated 4 years ago
- Pano Logic G2 Reverse Engineering Project☆144Updated 4 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆51Updated last month
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆54Updated 4 months ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- A FPGA core for a simple SDRAM controller.☆122Updated 3 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆148Updated last month
- MRSIC32 ISA documentation and development☆90Updated 2 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆71Updated this week
- TV80 Z80-compatible microprocessor☆53Updated 5 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year