A bit-serial CPU written in VHDL, with a simulator written in C.
☆136Sep 1, 2024Updated last year
Alternatives and similar repositories for bit-serial
Users that are interested in bit-serial are comparing it to the libraries listed below
Sorting:
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆56Jun 6, 2025Updated 9 months ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 2 years ago
- The J1 CPU☆174Oct 14, 2020Updated 5 years ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆367Mar 19, 2024Updated 2 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- ☆22Oct 12, 2024Updated last year
- ☆21May 8, 2025Updated 10 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Oct 29, 2019Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- RISC-V RV32E core designed for minimal area☆26Nov 17, 2024Updated last year
- A minimal X11/Xlib client library☆22Mar 20, 2019Updated 7 years ago
- Actively maintained fork of Peter Miller's UCSD P-System tools - Cross-compiler☆18Nov 2, 2025Updated 4 months ago
- eForth for the j1 simulator and actual J1 FPGAs☆38Mar 31, 2015Updated 10 years ago
- A 2d "programming language" based around triangles☆11Sep 23, 2023Updated 2 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Sep 3, 2016Updated 9 years ago
- Original Forth for 1BM 1130 written by Charles Moore in 1968.☆48Oct 16, 2021Updated 4 years ago
- Swapforth is a cross-platform ANS Forth☆300Dec 26, 2023Updated 2 years ago
- A collection of algorithms to reverse using partial information various hashes used by Minecraft to seed its ChunkRandom PRNG.☆10Mar 7, 2024Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 12 years ago
- Stack machine with 4-bit instructions☆80Dec 14, 2017Updated 8 years ago
- Awesome projects using the Amaranth HDL☆20Feb 6, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Library which allows the Pi Pico to send UDP packets over 10BASE-T Ethernet☆12Oct 8, 2022Updated 3 years ago
- An Esoteric Programming Language based on Reverse Polish Notation☆12Feb 16, 2017Updated 9 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆313Jun 6, 2024Updated last year
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- A Risc-V SoC for Tiny Tapeout☆51Dec 2, 2025Updated 3 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 2 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,403Jan 5, 2026Updated 2 months ago
- Princess and Frog game by Ed Fries for Atari 8-bit computers☆13Mar 30, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆225Feb 19, 2026Updated last month
- Intel 8080 Emulator on 4004 Evaluation Board☆24Mar 4, 2026Updated 2 weeks ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆46Nov 3, 2025Updated 4 months ago
- 16-bit SUBLEQ CPU running eForth - just for fun☆79Mar 14, 2026Updated last week
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago