howerj / bit-serial
A bit-serial CPU written in VHDL, with a simulator written in C.
☆123Updated 4 months ago
Alternatives and similar repositories for bit-serial:
Users that are interested in bit-serial are comparing it to the libraries listed below
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆83Updated 5 years ago
- WIP 100BASE-TX PHY☆72Updated last month
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Turbo9 - Pipelined 6809 Microprocessor IP☆151Updated 3 months ago
- ☆96Updated 3 years ago
- The Zylin ZPU☆241Updated 9 years ago
- QNICE-FPGA is a 16-bit computer system for recreational programming built as a fully-fledged System-on-a-Chip in portable VHDL.☆69Updated 3 months ago
- MRSIC32 ISA documentation and development☆90Updated last year
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- Playground for VGA projects on Tiny Tapeout☆57Updated 3 months ago
- A FPGA core for a simple SDRAM controller.☆117Updated 3 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆41Updated 8 months ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆336Updated 9 months ago
- Pano Logic G2 Reverse Engineering Project☆139Updated 3 years ago
- The J1 CPU☆164Updated 4 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆153Updated 5 years ago
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆81Updated 6 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆205Updated 8 months ago
- Soft USB for LiteX☆50Updated last year
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- PanoLogic Zero Client G1 reverse engineering info☆72Updated 9 months ago
- Example projects/code for the OrangeCrab☆106Updated 8 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- TV80 Z80-compatible microprocessor☆49Updated 4 years ago
- A Full Hardware Real-Time Ray-Tracer☆94Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago
- List of all links you can try with ULX3S☆95Updated 3 years ago