zylin / zpuLinks
The Zylin ZPU
☆244Updated 10 years ago
Alternatives and similar repositories for zpu
Users that are interested in zpu are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆130Updated last year
- The J1 CPU☆171Updated 5 years ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆229Updated 7 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆204Updated 3 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆159Updated 6 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆362Updated last year
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆310Updated 2 years ago
- A Verilog HDL model of the MOS 6502 CPU☆355Updated 2 years ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆126Updated 9 years ago
- Swapforth is a cross-platform ANS Forth☆295Updated last year
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆150Updated 9 years ago
- An attempt to recreate the RP2040 PIO in an FPGA☆305Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆411Updated last month
- Hardware definition language that compiles to Verilog☆106Updated 4 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆146Updated last month
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆82Updated last year
- The Easy 8-bit Processor☆183Updated 11 years ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- ☆96Updated 4 years ago
- A 32-bit RISC-V soft processor☆316Updated 3 months ago
- Pano Logic G2 Reverse Engineering Project☆145Updated 4 years ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆245Updated 6 years ago
- Open source implementation of a x86 processor☆327Updated 7 years ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆428Updated last month
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- List of all links you can try with ULX3S☆105Updated 4 years ago