zylin / zpuLinks
The Zylin ZPU
☆244Updated 10 years ago
Alternatives and similar repositories for zpu
Users that are interested in zpu are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU written in VHDL, with a simulator written in C.☆127Updated 9 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- The J1 CPU☆169Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆308Updated 2 years ago
- A Verilog HDL model of the MOS 6502 CPU☆343Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆417Updated last month
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 3 years ago
- A Forth CPU and System on a Chip, based on the J1, written in VHDL☆349Updated last year
- A 32-bit RISC-V soft processor☆311Updated 4 months ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆125Updated 9 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 8 years ago
- Example LED blinking project for your FPGA dev board of choice☆177Updated 3 weeks ago
- An attempt to recreate the RP2040 PIO in an FPGA☆299Updated last year
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- Small footprint and configurable Ethernet core☆247Updated 3 weeks ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 3 months ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆224Updated 3 months ago
- VRoom! RISC-V CPU☆505Updated 9 months ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆155Updated 5 years ago
- An Open Source configuration of the Arty platform☆129Updated last year
- Linux on LiteX-VexRiscv☆642Updated 3 weeks ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- Swapforth is a cross-platform ANS Forth☆288Updated last year
- An open source USB bootloader for FPGAs☆366Updated last year
- List of all links you can try with ULX3S☆100Updated 3 years ago