Alternatives and similar repositories for zpu

Users that are interested in zpu are comparing it to the libraries listed below

• howerj / bit-serial
  A bit-serial CPU written in VHDL, with a simulator written in C.
  ☆134Updated last year
• stnolting / neo430
  A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.
  ☆208Updated 4 years ago
• jamesbowman / j1
  The J1 CPU
  ☆171Updated 5 years ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆223Updated last year
• brouhaha / glacial
  Glacial - microcoded RISC-V core designed for low FPGA resource utilization
  ☆87Updated 6 years ago
• mrisc32 / mrisc32
  MRSIC32 ISA documentation and development
  ☆91Updated 2 years ago
• 1801BM1 / vm80a
  i8080 precise replica in Verilog, based on reverse engineering of real die
  ☆159Updated 6 years ago
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆313Updated 2 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆126Updated 9 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆364Updated 2 years ago
• cpldcpu / MCPU
  MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
  ☆230Updated 10 months ago
• howerj / forth-cpu
  A Forth CPU and System on a Chip, based on the J1, written in VHDL
  ☆365Updated last year
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆149Updated 3 months ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆308Updated last year
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆56Updated 7 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆415Updated last week
• jamesbowman / swapforth
  Swapforth is a cross-platform ANS Forth
  ☆296Updated 2 years ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆320Updated 2 months ago
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆248Updated 7 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆186Updated 11 years ago
• revaldinho / opc
  One Page CPU Project - CPU, Assembler & Emulator each in a single page of code
  ☆83Updated last year
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆65Updated 7 months ago
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆332Updated 7 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆299Updated 4 years ago
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆408Updated last year
• turbo9team / turbo9
  Turbo9 - Pipelined 6809 Microprocessor IP
  ☆159Updated last month
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆172Updated 5 years ago
• stevehoover / warp-v
  WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
  ☆243Updated 7 months ago