Alternatives and similar repositories for cadence

Users that are interested in cadence are comparing it to the libraries listed below

• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆25Updated 3 years ago
• Stanlazy / 7z010_ddr
  4-Layer XC7Z010 DDR3 Layout
  ☆18Updated 3 years ago
• OpenAutomationTechnologies / VHDL_IP-Cores
  ☆18Updated 5 years ago
• ymz000 / Kintex-7-xc7k325-pcb
  基于Kintex-7 XC7K325T的高性能FPGA功能验证板
  ☆18Updated 5 years ago
• opalkelly-opensource / design-resources
  A collection of Opal Kelly provided design resources
  ☆17Updated this week
• Hello-FPGA / BISS-C
  This is BISS-C FPGA IP and It's Driver Repo
  ☆32Updated last year
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆28Updated 10 years ago
• perehinik / Logic_Analyzer_PCB
  KiCad PCB project of Logic Analyzer
  ☆43Updated 4 years ago
• roy77 / Cameralink-LPC-FMC-Module
  ☆21Updated 10 years ago
• hukenovs / adc_configurator
  ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
  ☆13Updated 7 years ago
• balmerdx / sdio_linux_fpga
  Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)
  ☆28Updated 5 years ago
• benreynwar / fpga-sdrlib
  Verilog modules for software-defined radio.
  ☆18Updated 12 years ago
• regymm / SqueakyBoard
  My self-designed ZYNQ-7010 4-layer developement board.
  ☆32Updated 4 years ago
• ATaylorCEngFIET / SP701_Imaging_Vivado
  Vivado project for the SP701 Imaging application project
  ☆13Updated 5 years ago
• ultraembedded / core_usb_uart
  USB serial device (CDC-ACM)
  ☆41Updated 5 years ago
• dukelec / cdpga
  FPGA core boards / evaluation boards based on CDCTL hardware
  ☆93Updated 4 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆22Updated 5 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆34Updated 4 years ago
• codeshaa / 16-bit-HDLC-using-VHDL
  High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.
  ☆29Updated 8 years ago
• HMLAB / HM-CORE
  Open source zynq platform
  ☆18Updated 7 years ago
• lnls-dig / general-cores
  general-cores
  ☆21Updated 3 months ago
• ultraembedded / core_mmc
  MMC (and derivative standards) host controller
  ☆24Updated 5 years ago
• ATaylorCEngFIET / Genesys_ZU_MIPI_PCAM
  Imaging application using MIPI and DisplayPort to process image
  ☆25Updated 5 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆28Updated 4 years ago
• kangyuzhe666 / zynq7010-pynq-2.5
  蚂蚁S9矿板移植pynq2.5
  ☆35Updated 5 years ago
• pbing / FM_Radio
  Simple mono FM Radio.
  ☆49Updated 9 years ago
• FarisHijazi / LZ4-Decompressor-Verilog
  Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language
  ☆16Updated 6 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆45Updated 3 months ago
• eltvor / zlogan
  High-througput logic analyzer for FPGA
  ☆15Updated 5 years ago
• jankae / SpectrumAnalyzer
  It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.
  ☆48Updated 6 years ago