Cadence PCB and SCH Library and some tools
☆14Jan 9, 2015Updated 11 years ago
Alternatives and similar repositories for cadence
Users that are interested in cadence are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cadence-cis-allegro-library☆17May 16, 2013Updated 13 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- Cadence Allegro Skills.☆56Jul 10, 2019Updated 6 years ago
- stm32控制伺服电机☆14Jul 26, 2022Updated 3 years ago
- Utilities for working with Cadence's SKILL/SKILL++ including a unit testing framework.☆48Nov 6, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 【无刷电机FOC驱动器】双通道 FOC 无刷电机驱动套件，最高电压 60V 单通道电流可达 100A，可以驱动 1.2kW 以内 BLDC 或 PMSM（有中文注释）。☆14Feb 6, 2026Updated 3 months ago
- This repository contains embedded hardware designs auto-created from Circuit Tree web application by random requirements generated from p…☆31Oct 16, 2018Updated 7 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Rust on STM32H7 Microcontrollers☆15Oct 9, 2019Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- 适用于低压伺服电机改装成高速主轴用驱动☆11Jul 28, 2023Updated 2 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 5 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- 单片机PID算法的恒温控制系统仿真与程序源码设计(DS18B20传感器)☆12Apr 18, 2019Updated 7 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 5 months ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Jun 10, 2019Updated 6 years ago
- ☆17Oct 6, 2023Updated 2 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- This repository contains a reference design based on the ASM2464PD for a USB4 to PCIe M.2 converter☆18Sep 23, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Free and Open On-Chip Debugging, In-System Programming and Boundary-Scan Testing☆15Dec 1, 2010Updated 15 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated 10 months ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 10 years ago
- A collection of OpenStreetMap maps, for easy installation☆11Sep 25, 2018Updated 7 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- PFC - power factor correction (controller). Firmware is intended to run on three-phase inverter with the load balancing☆28Apr 3, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆14Mar 12, 2019Updated 7 years ago
- Hardware implementation of control algorithm for three phase voltage inverters. Implemented using Verilog and MATLAB. Tested with an impl…☆23Dec 20, 2019Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 3 months ago
- ☆12Dec 23, 2018Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- ☆12Oct 22, 2017Updated 8 years ago