Cadence PCB and SCH Library and some tools
☆14Jan 9, 2015Updated 11 years ago
Alternatives and similar repositories for cadence
Users that are interested in cadence are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cadence-cis-allegro-library☆17May 16, 2013Updated 12 years ago
- Jupyter kernel for Cadence SKILL☆22Feb 16, 2017Updated 9 years ago
- stm32控制伺服电机☆14Jul 26, 2022Updated 3 years ago
- This repository contains embedded hardware designs auto-created from Circuit Tree web application by random requirements generated from p…☆29Oct 16, 2018Updated 7 years ago
- 基于ucos的模块化开发框架☆10Aug 30, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- My HaD UPS + Switch Mode Power Supply repository☆17Aug 2, 2018Updated 7 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- Rust on STM32H7 Microcontrollers☆15Oct 9, 2019Updated 6 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- 使用VC检测车道线（曲线）☆10Apr 23, 2018Updated 7 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- 基于gd32f4xx移植freertos系统 1、支持freertos调度 2、支持fatfs+spi+dma+nor flash(gd25q40) 3、支持fatfs+sdio+dma+sd flash(内存卡32G) 4、支持uart printf 5、片上SRAM运行…☆12Nov 19, 2023Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- Inter Process Communication (IPC) between Python and Cadence Virtuoso☆83Dec 22, 2016Updated 9 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 4 years ago
- Audio Signal Processing SoC☆20Mar 13, 2018Updated 8 years ago
- TSMC_MPC_PMSM:foc☆15Sep 28, 2018Updated 7 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- Cadence Skilll support for Sublime Text☆18Feb 23, 2017Updated 9 years ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Jun 10, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Oct 6, 2023Updated 2 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- 2021第三届华为云人工智能大赛 · 无人车挑战杯——车道线检测模块☆12Sep 26, 2021Updated 4 years ago
- 基于OpneCV的道路监控视频车辆检测与流量统计☆11Jul 14, 2020Updated 5 years ago
- This repository contains a reference design based on the ASM2464PD for a USB4 to PCIe M.2 converter☆18Sep 23, 2024Updated last year
- cadence allegro封装库，通过提供的安装说明文档配置数据库，支持局域网共享☆23Feb 27, 2020Updated 6 years ago
- 实现连接wifi功能的3D打印机固件☆10Mar 19, 2015Updated 11 years ago
- 磁场矢量控制云台电机程序，使用MT6813获取位置角度，使用uart串口实现modbus RTU通讯，电流环16K，速度环8K，位置环4K，STM32F103C8T6主控，开发环境keil☆11Sep 10, 2024Updated last year
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated 8 months ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- 基于STC8G2K64S4处理器的智能恒温烙铁☆11Jul 2, 2021Updated 4 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆17May 3, 2016Updated 9 years ago
- A collection of OpenStreetMap maps, for easy installation☆11Sep 25, 2018Updated 7 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago