wuhanstudio / picorv32_EG4S20
A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
☆13Updated last year
Alternatives and similar repositories for picorv32_EG4S20:
Users that are interested in picorv32_EG4S20 are comparing it to the libraries listed below
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- ☆14Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- turbo 8051☆29Updated 7 years ago
- ☆25Updated 3 years ago
- 8051 core☆103Updated 10 years ago
- The directory to save Bumblebee core's documents, just for GD32VF103 RISC-V Core☆41Updated 4 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆20Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆80Updated 3 years ago
- RISC-V Architecture☆20Updated 2 years ago
- Simple mono FM Radio.☆47Updated 8 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆11Updated 11 months ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 5 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆9Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆24Updated 3 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- USB 1.1 PHY☆11Updated 10 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- ☆43Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- Yet another free 8051 FPGA core☆33Updated 6 years ago
- ☆16Updated 6 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago