devbisme / CAT-BoardLinks
The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.
☆62Updated last year
Alternatives and similar repositories for CAT-Board
Users that are interested in CAT-Board are comparing it to the libraries listed below
Sorting:
- ☆76Updated 10 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 10 years ago
- Experimental open FPGA IDE using Atom and Apio☆91Updated last year
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- open-source logic analyzer for FPGAs☆97Updated 6 years ago
- ☆61Updated last year
- ☆65Updated 11 years ago
- released krtkl schematics☆57Updated 7 years ago
- Open source design files for the TinyFPGA A-Series boards.☆101Updated 3 years ago
- verilog tutorials for iCE40HX8K Breakout Board☆23Updated 9 years ago
- ☆23Updated 9 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- This is the base code using by the Mojo V3 to load the FPGA and act as a USB to serial port/ADC for the FPGA. This code is intended to be…☆35Updated 6 years ago
- Python script for programming the iCEBlink40 development board under linux☆32Updated 7 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆81Updated 8 years ago
- ☆17Updated 9 years ago
- Experimental graphic editor for open FPGAs.☆50Updated 9 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- Smalls mint tin sized BeagleBone (KiCAD version)☆58Updated 6 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- FPGA Tools and Library☆46Updated 2 years ago
- Highly configurable Beaglebone PRU-based DDS☆37Updated 7 years ago
- ☆29Updated 10 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago