verilog tutorials for iCE40HX8K Breakout Board
☆23Mar 2, 2016Updated 10 years ago
Alternatives and similar repositories for verilog_tutorials_BB
Users that are interested in verilog_tutorials_BB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- My kicad library (pcb symbols needs extended layer support)☆13Apr 24, 2014Updated 12 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA development board made with KiCAD☆123Jan 15, 2026Updated 7 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆59Feb 3, 2023Updated 3 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- Hackaday Supercon 2019 Logic Noise Badge Workshop☆29Nov 20, 2019Updated 6 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 9 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 4 years ago
- A programmable Python debugger using FORTH syntax☆36Oct 22, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hessian-free Independent Component Analysis☆10Aug 18, 2017Updated 9 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆107Jun 30, 2021Updated 5 years ago
- An Open Source GNSS Software Defined Radio Library☆13Aug 23, 2025Updated last year
- Web client for Irc It!☆12Apr 10, 2014Updated 12 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Arduino sketch that helps you configure your HC-06 bluetooth module.☆12Jan 10, 2017Updated 9 years ago
- Collection of open-source peripherals in Verilog☆187May 3, 2022Updated 4 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 7 years ago
- NeoPixel Library that works with STM32duino. Tested with WS2812B.☆13Feb 15, 2016Updated 10 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- fork of: a remix on the work of HarryFun's MorphingClock by imirel☆12Jul 25, 2019Updated 7 years ago
- Principle Component Analysis☆14Sep 11, 2015Updated 10 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆10Mar 23, 2020Updated 6 years ago
- ☆12Jul 19, 2017Updated 9 years ago
- A collection of classes to drive motors directly connected to a Raspberry Pi, with smart feedback control☆12Nov 9, 2018Updated 7 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- Swapforth is a cross-platform ANS Forth☆305Dec 26, 2023Updated 2 years ago
- Klipper firmware with various Tevo Tornado configuration files in https://github.com/FromtonRouge/TevoTornado-Klipper/tree/master/config☆10Apr 22, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Radio module footprints☆11May 18, 2018Updated 8 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 12 years ago
- sparse canonical correlation analysis for neuroimaging☆17Oct 16, 2013Updated 12 years ago
- FPGA Odysseus with ULX3S☆73Nov 1, 2023Updated 2 years ago
- approximate openscad model of sg90 servo☆15Jul 6, 2016Updated 10 years ago
- SDR synthesized voice frequency marker generator for MW band☆16May 15, 2018Updated 8 years ago
- Parallel port driver for Linux for WinChipHead ch341 chip☆14Oct 16, 2020Updated 5 years ago