verilog tutorials for iCE40HX8K Breakout Board
☆23Mar 2, 2016Updated 10 years ago
Alternatives and similar repositories for verilog_tutorials_BB
Users that are interested in verilog_tutorials_BB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆41Dec 30, 2018Updated 7 years ago
- ☆25Jan 16, 2019Updated 7 years ago
- All CPU and MCU documentation in one place☆16Oct 25, 2016Updated 9 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- ☆15Nov 3, 2023Updated 2 years ago
- FPGA development board made with KiCAD☆119Jan 15, 2026Updated 5 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Feb 27, 2024Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- Hackaday Supercon 2019 Logic Noise Badge Workshop☆29Nov 20, 2019Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆107Jun 30, 2021Updated 5 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- A programmable Python debugger using FORTH syntax☆36Oct 22, 2025Updated 8 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆36Sep 5, 2021Updated 4 years ago
- Web client for Irc It!☆12Apr 10, 2014Updated 12 years ago
- ☆14Nov 29, 2011Updated 14 years ago
- readthedocs.org documentation for Inkplate boards☆10Aug 25, 2025Updated 10 months ago
- Hessian-free Independent Component Analysis☆10Aug 18, 2017Updated 8 years ago
- Create FORTH code for register definitions of ARM Cortex-M devices based on its CMSIS SVD XML description☆10Aug 8, 2014Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Open Source GNSS Software Defined Radio Library☆13Aug 23, 2025Updated 10 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆11Apr 3, 2020Updated 6 years ago
- Place and route tool for FPGAs☆422Jul 28, 2019Updated 6 years ago
- Presentations-software in Forth☆13Dec 3, 2021Updated 4 years ago
- Collection of open-source peripherals in Verilog☆186May 3, 2022Updated 4 years ago
- NeoPixel Library that works with STM32duino. Tested with WS2812B.☆12Feb 15, 2016Updated 10 years ago
- fork of: a remix on the work of HarryFun's MorphingClock by imirel☆12Jul 25, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Principle Component Analysis☆14Sep 11, 2015Updated 10 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆114Apr 24, 2023Updated 3 years ago
- Swapforth is a cross-platform ANS Forth☆304Dec 26, 2023Updated 2 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- official build specifications for jupyter☆13Jun 3, 2021Updated 5 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago