verilog tutorials for iCE40HX8K Breakout Board
☆23Mar 2, 2016Updated 10 years ago
Alternatives and similar repositories for verilog_tutorials_BB
Users that are interested in verilog_tutorials_BB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆40Dec 30, 2018Updated 7 years ago
- Python for BitBanging SPI PROM on IceZero FPGA board from RaspPi GPIO pins☆13Jan 14, 2019Updated 7 years ago
- ☆15Nov 3, 2023Updated 2 years ago
- FPGA development board made with KiCAD☆117Jan 15, 2026Updated 2 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Feb 27, 2024Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Oct 8, 2016Updated 9 years ago
- Hackaday Supercon 2019 Logic Noise Badge Workshop☆29Nov 20, 2019Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Jun 30, 2021Updated 4 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 8 years ago
- An open source FPGA Enigma Machine created with Icestudio and Verilog☆20Nov 1, 2019Updated 6 years ago
- A programmable Python debugger using FORTH syntax☆36Oct 22, 2025Updated 5 months ago
- Hessian-free Independent Component Analysis☆10Aug 18, 2017Updated 8 years ago
- Create FORTH code for register definitions of ARM Cortex-M devices based on its CMSIS SVD XML description☆10Aug 8, 2014Updated 11 years ago
- Typeset version of Chuck Moore's book: "Programming a Problem-Oriented-Language"☆13Oct 1, 2014Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- An Open Source GNSS Software Defined Radio Library☆13Aug 23, 2025Updated 7 months ago
- Arduino sketch that helps you configure your HC-06 bluetooth module.☆12Jan 10, 2017Updated 9 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- ☆12Apr 3, 2020Updated 5 years ago
- Presentations-software in Forth☆13Dec 3, 2021Updated 4 years ago
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- NeoPixel Library that works with STM32duino. Tested with WS2812B.☆12Feb 15, 2016Updated 10 years ago
- fork of: a remix on the work of HarryFun's MorphingClock by imirel☆12Jul 25, 2019Updated 6 years ago
- Scripts for ADALM-Pluto device☆44Dec 28, 2019Updated 6 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- ☆12Jul 19, 2017Updated 8 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆111Apr 24, 2023Updated 2 years ago
- Swapforth is a cross-platform ANS Forth☆301Dec 26, 2023Updated 2 years ago
- FTDI EEPROM User Area Writer For Xilinx JTAG Programmer☆12Jan 30, 2014Updated 12 years ago
- official build specifications for jupyter☆13Jun 3, 2021Updated 4 years ago
- Klipper firmware with various Tevo Tornado configuration files in https://github.com/FromtonRouge/TevoTornado-Klipper/tree/master/config☆10Apr 22, 2023Updated 2 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- ☆11Nov 19, 2025Updated 4 months ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago