FPL'26 Optimization Contest
☆53Aug 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for fpl26_optimization_contest
Users that are interested in fpl26_optimization_contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18May 25, 2026Updated 3 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆99Apr 30, 2025Updated last year
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆19Jul 2, 2024Updated 2 years ago
- ☆53Dec 10, 2024Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆91Aug 4, 2026Updated 3 weeks ago
- The first version of TritonPart☆38Jul 25, 2026Updated last month
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated 2 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 3 months ago
- ☆14Sep 29, 2018Updated 7 years ago
- ☆32Oct 12, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Aug 14, 2026Updated 2 weeks ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- ☆27Mar 8, 2026Updated 5 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆75Jul 1, 2026Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆130Dec 20, 2022Updated 3 years ago
- ☆41Aug 10, 2026Updated 2 weeks ago
- 3D FPGA Architecture Exploration Tool☆20Jun 22, 2026Updated 2 months ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆15Jun 24, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆135Jul 22, 2026Updated last month
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆22Nov 18, 2025Updated 9 months ago
- ☆20May 12, 2026Updated 3 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆57Aug 17, 2026Updated last week
- ☆14Aug 14, 2023Updated 3 years ago
- HW-GPT-Bench: Hardware-Aware Architecture Benchmark for Language Models☆25Dec 6, 2024Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆203Updated this week
- Color C lib for printf☆10May 17, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 11 months ago
- Advent of Code puzzles, solved in Hardware☆22Jan 13, 2026Updated 7 months ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 9 years ago
- ☆23Jul 30, 2025Updated last year
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆64Apr 2, 2026Updated 4 months ago
- Control a MIPI Camera over I2C☆22Jun 21, 2020Updated 6 years ago
- ☆16May 21, 2026Updated 3 months ago