FPL'26 Optimization Contest
☆55Sep 15, 2026Updated 3 weeks ago
Alternatives and similar repositories for fpl26_optimization_contest
Users that are interested in fpl26_optimization_contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18May 25, 2026Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- Pathfinder routing algorithm practice☆16May 2, 2017Updated 9 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆102Apr 30, 2025Updated last year
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆19Jul 2, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆391Oct 2, 2026Updated last week
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆91Aug 4, 2026Updated 2 months ago
- The first version of TritonPart☆39Jul 25, 2026Updated 2 months ago
- ☆54Dec 10, 2024Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- ☆14Sep 29, 2018Updated 8 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 5 months ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆34Nov 8, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆32Oct 12, 2023Updated 2 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆19Sep 28, 2026Updated last week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆40Aug 13, 2024Updated 2 years ago
- ☆29Mar 8, 2026Updated 7 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated last month
- 3D FPGA Architecture Exploration Tool☆24Jun 22, 2026Updated 3 months ago
- ☆63Jul 4, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆15Jun 24, 2025Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆167Sep 15, 2026Updated 3 weeks ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 10 months ago
- ☆23May 12, 2026Updated 4 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- AI-assisted FPGA development across AMD Vivado, Anlogic TangDynasty, and Intel Quartus.☆57Aug 17, 2026Updated last month
- ☆15Aug 14, 2023Updated 3 years ago
- VCP visual-synesthesia plugin v2 for DeepSeek Harness (official Slot API): raw-HTML vcp-root cards, streaming render, KaTeX/Mermaid/SVG, …☆62Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆206Oct 2, 2026Updated last week
- [ICLR 2026] AdaBlock-dLLM: Semantic-Aware Diffusion LLM Inference via Adaptive Block Size☆17Jan 28, 2026Updated 8 months ago
- The ZipCPU blog☆20Jul 18, 2026Updated 2 months ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated last year
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 10 years ago
- ☆30Jul 30, 2025Updated last year
- Control a MIPI Camera over I2C☆23Jun 21, 2020Updated 6 years ago