FPL'26 Optimization Contest
☆46Jul 7, 2026Updated last week
Alternatives and similar repositories for fpl26_optimization_contest
Users that are interested in fpl26_optimization_contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17May 25, 2026Updated last month
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 4 months ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 9 years ago
- The first version of TritonPart☆36Jan 2, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆19Jul 2, 2024Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆383Jul 8, 2026Updated last week
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆90Jul 2, 2026Updated 2 weeks ago
- ☆14Sep 29, 2018Updated 7 years ago
- ☆25Mar 8, 2026Updated 4 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 4 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆75Jul 1, 2026Updated 2 weeks ago
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆60Jul 4, 2022Updated 4 years ago
- ☆15Jun 24, 2025Updated last year
- PACE: Pacing Operator Learning to Accurate Optical Field Simulation for Complicated Photonic Devices, NeurIPs 2024☆18Dec 13, 2024Updated last year
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated 3 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆14Aug 14, 2023Updated 2 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Color C lib for printf☆10May 17, 2015Updated 11 years ago
- This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also de…☆59Apr 2, 2026Updated 3 months ago
- FFT implement by verilog_测试验证已通过☆62Sep 14, 2016Updated 9 years ago
- The ZipCPU blog☆19Jul 4, 2026Updated last week
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 6 years ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆21Jul 6, 2026Updated last week
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Control a MIPI Camera over I2C☆23Jun 21, 2020Updated 6 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆31Aug 15, 2025Updated 11 months ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 8 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 6 years ago
- One-Pixel Shortcut: on the Learning Preference of Deep Neural Networks (ICLR 2023 Spotlight)☆14Sep 28, 2025Updated 9 months ago