skill for vivado
☆15Mar 16, 2026Updated 7 months ago
Alternatives and similar repositories for open-vivado
Users that are interested in open-vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆34Aug 14, 2026Updated 2 months ago
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆29Aug 10, 2026Updated 2 months ago
- Agent skill for generating and verifying AGENTS.md files for coding agents.☆15Aug 26, 2026Updated 2 months ago
- VeriFlow-CC: A Claude Code-driven RTL design pipeline. Automates Chip-on-Chat from architecture to synthesis (iVerilog/Yosys) using a sta…☆55Oct 5, 2026Updated last month
- ☆15Oct 7, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- npu☆13Sep 5, 2018Updated 8 years ago
- Xilinx/AMD FPGA & MPSoC Vivado design skill for Claude — covers block design, IP config, XDC constraints, synthesis, implementation and b…☆482Apr 25, 2026Updated 6 months ago
- PyTorch examples modified to run in gem5 in reasonable time☆10Jun 29, 2024Updated 2 years ago
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- 数字IC验证学习笔记：SV/UVM/AMBA总线（AXI/APB/AHB/AXI-Lite/AXI-Stream）+ 数字IC验证校招面经☆46Oct 17, 2026Updated 3 weeks ago
- SM4加密解密算法Verilog代码实现☆13Jun 5, 2024Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 11 years ago
- Agent skill for Verilog-2001 RTL generation and FPGA design workflows.☆331Aug 25, 2026Updated 2 months ago
- Claude Code / Codex CLI skill that scaffolds a runnable UVM testbench (APB / AHB-Lite / AXI4-Lite + generic-bus fallback) from an IP sp…☆27Jul 14, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Jun 24, 2025Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.☆26Updated this week
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 months ago
- PDP-11 replica project based on the DEC DCJ-11 chipset, utilizing FPGA as bus controller and peripheral emulator, using external SRAM to …☆13Sep 1, 2026Updated 2 months ago
- FPU Generator☆21Updated this week
- svlib from http://www.verilab.com/resources/svlib/☆27Jun 2, 2020Updated 6 years ago
- DDS AD9959驱动程序及硬件设计文件☆12Feb 27, 2020Updated 6 years ago
- Theia: ray graphic processing unit☆23Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Sep 1, 2021Updated 5 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- A simple camera module for Raspberry Pi using IMX662 sensor☆12Dec 1, 2025Updated 11 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated 3 weeks ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- FPGA experiments for the Microsoft Catapult A-2020 (MSA-2020, Intel Stratix 10 1SG280): LED/ISSP GUI, DDR4 EMIF, PCIe DMA (BAR + hip_ast)…☆15Oct 4, 2026Updated last month
- Modbus block on FPGA☆14Jul 24, 2020Updated 6 years ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Vivado MCP Server — AI 驱动的 FPGA 开发助手，自动诊断 CRITICAL WARNING 并给出修复建议☆28Mar 12, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ⚡ Ultra-low-latency HFT platform: FPGA (14ns FIX), GPU TensorRT (<1ms ML), lock-free, DPDK. 350ns latency, 500K orders/sec. Production-re…☆17Nov 26, 2025Updated 11 months ago
- Firmware (Sketch) Arduino MEGA for 4 Synchronized Channels DDS (Direct Digital Synthesis) Analog Devices AD9959 Arduino Shield by GRA & A…☆11Jan 9, 2025Updated last year
- Various guides and filse for maintaining the Tektronix TDS7000/CSA7000 oscilloscope series☆11Sep 22, 2024Updated 2 years ago
- Proof-of-concept GenTL producer driver☆11Apr 4, 2017Updated 9 years ago
- A sophisticated register bit view tool, which can easily realize the conversion between 10 base, 16 base and 2 base, and is convenient to…☆16Nov 16, 2022Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 9 months ago
Are these results useful?