24bit CPU with integrated GPU made in Logisim
☆15Mar 3, 2026Updated 7 months ago
Alternatives and similar repositories for Novus-Core1
Users that are interested in Novus-Core1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FreezeOS is the perfect offline and online operating system for file management and downloading!☆20Jun 15, 2026Updated 4 months ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- The Art Of Fun / C☆39Mar 7, 2026Updated 7 months ago
- ☆13Jul 2, 2016Updated 10 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 7 months ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Kiasu Miles — A Singapore credit card rewards optimization MCP. Real-time card matching, miles tracking, spend analysis.☆23Oct 5, 2026Updated 3 weeks ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 8 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆21Jan 21, 2022Updated 4 years ago
- ai_accelerator_basic_for_student (no solve)☆18Mar 27, 2020Updated 6 years ago
- ☆29Mar 8, 2026Updated 7 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Architecting and Building High Speed SoCs, published by Packt☆33Jan 18, 2023Updated 3 years ago
- SystemVerilog language-oriented exercises☆31Jun 30, 2026Updated 3 months ago
- Tutorial on building your own CPU, in Verilog☆38Apr 25, 2022Updated 4 years ago
- Lightweight Llama 3 8B Inference Engine in CUDA C☆52Mar 21, 2025Updated last year
- A script to optimize your Linux Distro for gaming.☆26Oct 3, 2026Updated 3 weeks ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆32Aug 15, 2025Updated last year
- A fixed function pipeline GPU☆39Mar 18, 2026Updated 7 months ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Jun 9, 2015Updated 11 years ago
- ☆44Jan 3, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- yazi plugin to preview directories using eza, list and tree modes☆56Jun 27, 2024Updated 2 years ago
- C++ project templates for novices who have no experience of programming, especially for readers of Programming: Principles and Practice U…☆50Sep 16, 2026Updated last month
- Gm over Id methodology☆45Jun 8, 2022Updated 4 years ago
- NeoVim Kitty Navigator☆53Aug 14, 2026Updated 2 months ago
- I don't maintain this project anymore. Feel free to fork it! - Educational MIPS simulator☆57May 15, 2022Updated 4 years ago
- Digital Timing Diagram GUI Editor☆81Oct 17, 2026Updated last week
- RISC-V Infrastructure for AI Accelerators☆57Sep 24, 2026Updated last month
- Linux Commands Practice Online - interactive hands-on course by LabEx.☆46Jul 1, 2026Updated 3 months ago
- Design of a 16-Bit CPU using Verilog☆47Jun 11, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPL'26 Optimization Contest☆55Sep 15, 2026Updated last month
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆58Feb 27, 2026Updated 8 months ago
- About DNN compression and acceleration on Edge Devices.☆61May 17, 2021Updated 5 years ago
- ☆66Nov 9, 2021Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆56Aug 12, 2017Updated 9 years ago
- ☆72Feb 2, 2026Updated 8 months ago
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆75Jan 30, 2026Updated 9 months ago