Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-based PQC on FPGAs
☆22Nov 18, 2025Updated 9 months ago
Alternatives and similar repositories for NTT-FPGA
Users that are interested in NTT-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Aug 11, 2021Updated 5 years ago
- Employed into Crystal-Kyber Algorithm, a prominent Lattice-based Post Quantum Cryptography(PQC) algorithm, for polynomial multiplication …☆21Feb 28, 2025Updated last year
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- ☆29Feb 8, 2022Updated 4 years ago
- Python implementations of various NTT/INTT and NTT-based polynomial multiplication algorithms☆38Aug 17, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Division Units☆10Jul 17, 2014Updated 12 years ago
- ☆21Oct 29, 2023Updated 2 years ago
- An Implementation of the Number Theoretic Transform☆53Aug 23, 2023Updated 2 years ago
- Post-quantum cryptography (PQC) - Falcon☆19Apr 15, 2025Updated last year
- Aloha-HE: A compact hardware accelerator for client-side CKKS operations☆29Aug 19, 2025Updated last year
- ☆26Nov 3, 2020Updated 5 years ago
- Vivado HLS implementation of EDFLOW IP☆18Mar 8, 2022Updated 4 years ago
- ☆14Jan 28, 2020Updated 6 years ago
- Generic implementation of the Number Theoretic Transform in the context of cryptography applications☆15Aug 13, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Simple Python implementation of BFV Homomorphic Encryption Scheme☆31Feb 19, 2021Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- ☆25May 10, 2026Updated 3 months ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- SystemVerilog AXI verification library and video-DMA IP: AXI4/Lite/Stream BFMs, triple-buffer VDMA, and multi-tap temporal VDMA with byte…☆23Jul 5, 2026Updated last month
- Algorithms that find optimized degrees for MinimaxComp on the RNS-CKKS scheme☆16Oct 31, 2021Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆64Jun 30, 2026Updated last month
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- verilog实现systolic array及配套IO☆15Dec 2, 2024Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Dilithium is a digital signature scheme that is strongly secure under chosen message attacks based on the hardness of lattice problems ov…☆17Jul 28, 2023Updated 3 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- RV64GC Linux Capable RISC-V Core☆69Aug 7, 2026Updated 2 weeks ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Bare metal RISC-V assembly examples for Spike (no pk)☆18Oct 14, 2023Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- 1U CubeSat engineering model solar panels hardware project.☆14Dec 19, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Alaska Research CubeSat Attitude Control and Determination System flight code☆10Jan 6, 2017Updated 9 years ago
- I2C Master Verilog module☆38Jun 1, 2025Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆41Aug 13, 2026Updated last week
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- ☆24Jul 16, 2026Updated last month
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆16Jul 14, 2019Updated 7 years ago
- Contains HDL code for the PQC Key Encapsulation Mechanism BIKE☆25May 5, 2024Updated 2 years ago