☆24Mar 8, 2026Updated 4 months ago
Alternatives and similar repositories for ZyboGPT
Users that are interested in ZyboGPT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Docker image for Mentor/Siemens Questa☆13Sep 26, 2023Updated 2 years ago
- ☆22May 4, 2026Updated 3 months ago
- VHDL I2S transmitter☆16Oct 29, 2018Updated 7 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 6 years ago
- advanced code generator for John the Ripper☆13May 6, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simple UVM environment for experimenting with Verilator.☆44Updated this week
- Lightweight Llama 3 8B Inference Engine in CUDA C☆52Mar 21, 2025Updated last year
- Tutorial on building your own CPU, in Verilog☆35Apr 25, 2022Updated 4 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53May 16, 2026Updated 2 months ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 5 months ago
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆67Updated this week
- Electrical and Computer Engineering Capstone☆11Jan 23, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Template for a Python application installer☆18Mar 29, 2014Updated 12 years ago
- Digital Timing Diagram GUI Editor☆34Mar 11, 2026Updated 4 months ago
- Knowledge graph of the Sovryn protocol☆14Jul 12, 2021Updated 5 years ago
- This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, Syst…☆17Jun 26, 2024Updated 2 years ago
- Neovim config☆15Updated this week
- ☆15Jul 25, 2024Updated 2 years ago
- FPL'26 Optimization Contest☆49Jul 29, 2026Updated last week
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- A simple trace-based cache simulator☆16Jan 3, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- meta-layer for EBAZ4205☆18Jun 7, 2021Updated 5 years ago
- A simple baremetal program template for RISC-V inspired from riscv benchmark tests☆11Apr 17, 2018Updated 8 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated 2 years ago
- ☆13Apr 25, 2025Updated last year
- Training machine learning models on time-series data for the tinyml-esp repository.☆17Feb 13, 2024Updated 2 years ago
- Arduino library for I2C PCA9685 16 channel PWM extender, 12 bit☆15Jul 13, 2026Updated 3 weeks ago
- Projects using the Sipeed Tang Primer FPGA development board☆17Dec 6, 2020Updated 5 years ago
- RPerf: Accurate Latency Measurement Framework for RDMA☆15Apr 14, 2026Updated 3 months ago
- ☆16Mar 23, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆23Dec 2, 2025Updated 8 months ago
- All materials related to GNN☆13Jan 4, 2023Updated 3 years ago
- Loitor VI Sensor SDK☆15Jun 9, 2017Updated 9 years ago
- Source code of basic Xilinx Vivado HLS image processing tutorial using HLS openCV functions☆26Jul 7, 2018Updated 8 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 3 years ago
- A Neovim floating window manager☆24Jan 4, 2026Updated 7 months ago