Arm-China / Compass_NPU_Driver
armchina NPU driver
☆49Updated 2 months ago
Alternatives and similar repositories for Compass_NPU_Driver:
Users that are interested in Compass_NPU_Driver are comparing it to the libraries listed below
- armchina NPU parser☆38Updated 2 months ago
- armchina NPU Integration☆22Updated 11 months ago
- Zhouyi model zoo☆95Updated 5 months ago
- Compass Optimizer (OPT for short), is part of the Zhouyi Compass Neural Network Compiler. The OPT is designed for converting the float In…☆26Updated 2 months ago
- ☆43Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆87Updated 8 months ago
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆62Updated 4 months ago
- ☆21Updated 6 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆28Updated last year
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆132Updated last month
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated last month
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- ☆29Updated 2 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Virtual Platform for NVDLA☆141Updated 6 years ago
- ☆36Updated 6 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 8 months ago
- This is Max's blog, something interesting in it.☆13Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆88Updated last month
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆140Updated 7 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆12Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆66Updated 4 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 4 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆74Updated 2 weeks ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated last month
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆13Updated 5 years ago