Arm-China / Compass_NPU_DriverLinks
armchina NPU driver
☆53Updated last month
Alternatives and similar repositories for Compass_NPU_Driver
Users that are interested in Compass_NPU_Driver are comparing it to the libraries listed below
Sorting:
- armchina NPU parser☆40Updated last month
- armchina NPU Integration☆23Updated last month
- Zhouyi model zoo☆99Updated 3 weeks ago
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆64Updated 2 months ago
- Compass Optimizer (OPT for short), is part of the Zhouyi Compass Neural Network Compiler. The OPT is designed for converting the float In…☆29Updated last month
- ☆44Updated 5 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆227Updated 6 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆12Updated 4 years ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- Virtual Platform for NVDLA☆146Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆70Updated 4 years ago
- ☆30Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 4 months ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆145Updated last year
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- ☆21Updated 6 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆17Updated last week
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆341Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆99Updated 2 months ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆182Updated last year
- ☆82Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year