Arm-China / Compass_NPU_Driver
armchina NPU driver
☆51Updated 4 months ago
Alternatives and similar repositories for Compass_NPU_Driver
Users that are interested in Compass_NPU_Driver are comparing it to the libraries listed below
Sorting:
- armchina NPU parser☆38Updated 4 months ago
- armchina NPU Integration☆22Updated last year
- Zhouyi model zoo☆98Updated 7 months ago
- Driver stack (including user space libraries, kernel module and firmware) for the Arm® Ethos™-N NPU☆66Updated last month
- Compass Optimizer (OPT for short), is part of the Zhouyi Compass Neural Network Compiler. The OPT is designed for converting the float In…☆27Updated 4 months ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆142Updated 3 months ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- ☆44Updated 5 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 10 months ago
- Nuclei Microcontroller Software Interface Standard Development Repo☆67Updated 6 months ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆98Updated last month
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- VeriSilicon Tensor Interface Module☆234Updated 4 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆100Updated 2 months ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆70Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last month
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- ☆36Updated 6 years ago
- ☆146Updated 11 months ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Updated 5 months ago
- PCI_Express总线经典书籍☆42Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆119Updated 2 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆39Updated last year
- ☆122Updated 2 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆17Updated 9 months ago
- ☆204Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆335Updated last year
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago
- ☆30Updated 2 years ago