Development using Verilog programing language and Vivado IDE .
☆14Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for CPU-Design-Based-on-RISC-V
Users that are interested in CPU-Design-Based-on-RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 3 weeks ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Dynaseal is a dynamic API key management system designed to secure communications and identity verification for large model services. It …☆12Oct 30, 2024Updated last year
- This is my index list repo for my CS course projects of SUSTech. Current: CS103, CS106, CS109, CS201, CS202, CS205, CS207, CS304, CS305, …☆17Jun 27, 2025Updated last year
- Clang-based translator for OP2☆12Jul 17, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 五级流水线CPU设计☆15Jun 2, 2023Updated 3 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- RISC-V Assembly Language Programming: Using ESP32-C3 and QEMU☆24Aug 5, 2022Updated 3 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- Automatic parallelizer for C/C++ code☆15Nov 21, 2019Updated 6 years ago
- Hypervisor from scratch in linux☆13May 8, 2022Updated 4 years ago
- “集合与图论”课程学习与复习资料☆12Nov 11, 2024Updated last year
- A simple RISC-V CPU written in Verilog.☆70Mar 16, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code for paper: "Executing Arithmetic: Fine-Tuning Large Language Models as Turing Machines"☆11Oct 11, 2024Updated last year
- Homework assignments of Computer Architecture (USTC 2020 spring)☆12Mar 8, 2021Updated 5 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 7 years ago
- 📚 LaTeX templates and tools for creating beautiful, structured documents 📝☆14Oct 24, 2025Updated 8 months ago
- ☆12Sep 18, 2024Updated last year
- A high-throughput and memory-efficient inference and serving engine for LLMs☆12Nov 27, 2023Updated 2 years ago
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated 4 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- ☆17Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Dec 28, 2020Updated 5 years ago
- ☆10May 17, 2019Updated 7 years ago
- Bioinformatics benchmarking package, based on the original BioBench developed by Albayraktaroglu et al, 2005☆13Dec 13, 2018Updated 7 years ago
- An extension for coc.nvim to enable Java debugging via jdt.ls☆10Mar 18, 2023Updated 3 years ago
- ROG 玩家国度 幻15（GU502LW）黑苹果 EFI配置文件☆23Jan 18, 2026Updated 6 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆110Aug 21, 2024Updated last year
- ☆13Oct 24, 2024Updated last year
- ☆11Apr 29, 2022Updated 4 years ago
- Digital Component Design course project.☆20Nov 7, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- About the source code of "Merging Similar Patterns for Hardware Prefetching" paper, which is accepted in MICRO 2022.☆14Mar 1, 2023Updated 3 years ago
- Joint text classification on multiple levels with multiple labels, using a multi-head attention mechanism to wire two prediction tasks to…☆16Oct 17, 2020Updated 5 years ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Jan 11, 2025Updated last year
- ☆14Oct 23, 2023Updated 2 years ago
- Verilua: An Open Source Versatile Framework for Efficient Hardware Verification and Analysis Using LuaJIT☆19Jul 14, 2026Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Roofline prototype for Arm☆14Mar 25, 2024Updated 2 years ago