IP Core Library - Published and maintained by the Open Source VHDL Group
☆57Feb 18, 2026Updated last week
Alternatives and similar repositories for PoC
Users that are interested in PoC are comparing it to the libraries listed below
Sorting:
- Interface definitions for VHDL-2019.☆34Jan 12, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- VHDL related news.☆27Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 5 months ago
- ☆25Apr 4, 2025Updated 10 months ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- SystemVerilog file list pruner☆16Feb 18, 2026Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Feb 16, 2026Updated last week
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- Debug waveforms with GDB☆28Nov 12, 2025Updated 3 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ZPU Evo(lution), an enhanced ZPU microprocessor design in VHDL to embed within an FPGA including SoC functionality. Project currently use…☆15Sep 4, 2022Updated 3 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Updated this week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Oct 16, 2025Updated 4 months ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated 3 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- This repo will show how to build FFTW on Zynq☆17Jan 31, 2025Updated last year
- Hardware Description Language Translator☆18Jan 27, 2026Updated last month
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 4 months ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago