IP Core Library - Published and maintained by the Open Source VHDL Group
☆64Feb 18, 2026Updated last month
Alternatives and similar repositories for PoC
Users that are interested in PoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface definitions for VHDL-2019.☆34Mar 1, 2026Updated last month
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Open Logic FPGA Standard Library☆908Updated this week
- An open-source HDL register code generator fast enough to run in real time.☆84Updated this week
- VHDL related news.☆27Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 6 months ago
- ☆25Mar 31, 2026Updated last week
- Debug waveforms with GDB☆30Nov 12, 2025Updated 4 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆256Updated this week
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Mar 3, 2026Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- ☆26Mar 17, 2026Updated 3 weeks ago
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 5 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 2 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆201Updated this week
- My VHDL code☆10Jan 24, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆602Jul 30, 2025Updated 8 months ago
- Style guide enforcement for VHDL☆236Feb 5, 2026Updated 2 months ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- A highly-configurable and compact variant of the ZPU processor core☆36Sep 12, 2015Updated 10 years ago
- A huge VHDL library for FPGA and digital ASIC development☆453Apr 3, 2026Updated last week
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- VHDL plugin for RgGen☆15Apr 1, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- VHDL compiler and simulator☆794Updated this week
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- Riegel Computer☆17Jun 30, 2023Updated 2 years ago
- Hardware Description Language Translator☆19Feb 28, 2026Updated last month