IP Core Library - Published and maintained by the Open Source VHDL Group
☆89Jul 14, 2026Updated last week
Alternatives and similar repositories for PoC
Users that are interested in PoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 2 months ago
- Open Logic FPGA Standard Library☆985Jul 8, 2026Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆91Jul 6, 2026Updated 2 weeks ago
- A flexible and scalable development platform for modern FPGA projects.☆45Jul 6, 2026Updated 2 weeks ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆217Jul 6, 2026Updated 2 weeks ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- VHDL compiler and simulator☆856Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 5 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 7, 2026Updated 2 weeks ago
- ☆12Feb 8, 2024Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 9 months ago
- Network Development Kit (NDK) for FPGA cards with example application☆96Jul 14, 2026Updated last week
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A huge VHDL library for FPGA and digital ASIC development☆474Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A fast VHDL language server and analysis library written in Rust☆500Jul 13, 2026Updated last week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- Style guide enforcement for VHDL☆247Jul 3, 2026Updated 2 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆264Jun 6, 2026Updated last month
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jun 25, 2026Updated 3 weeks ago
- ☆28Mar 17, 2026Updated 4 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 6 months ago
- A resource-efficient VHDL-based framework for deploying CNNs and Feedforward Networks on FPGAs, featuring core modules, MNIST examples, a…☆16Mar 10, 2026Updated 4 months ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆16May 22, 2024Updated 2 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verificati…☆15Jun 6, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VHDL related news.☆27Updated this week
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- A VHDL implementation of an Ethernet MAC☆17Aug 13, 2012Updated 13 years ago
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆66Jul 9, 2026Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆53Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago