IP Core Library - Published and maintained by the Open Source VHDL Group
☆81Jun 24, 2026Updated this week
Alternatives and similar repositories for PoC
Users that are interested in PoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated last month
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Open Logic FPGA Standard Library☆973Jun 23, 2026Updated last week
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An open-source HDL register code generator fast enough to run in real time.☆89Updated this week
- VHDL related news.☆27Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆43Sep 22, 2025Updated 9 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 7 months ago
- ☆25Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.☆44Jun 15, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆261Jun 6, 2026Updated 3 weeks ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆17Apr 7, 2026Updated 2 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 9 months ago
- ☆28Mar 17, 2026Updated 3 months ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆606Jul 30, 2025Updated 11 months ago
- A huge VHDL library for FPGA and digital ASIC development☆467Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fixed-point math library with VHDL, Python and MATLAB support☆39Apr 13, 2026Updated 2 months ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated 5 months ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆212Jun 22, 2026Updated last week
- VHDL compiler and simulator☆847Jun 22, 2026Updated last week
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- My VHDL code☆10Jan 24, 2019Updated 7 years ago
- Style guide enforcement for VHDL☆245Jun 19, 2026Updated last week
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 4 months ago
- A highly-configurable and compact variant of the ZPU processor core☆36Sep 12, 2015Updated 10 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆126Oct 3, 2025Updated 8 months ago
- A fast VHDL language server and analysis library written in Rust☆496Jun 21, 2026Updated last week
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated last year
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago