cispa / hammulator
Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
☆14Updated last year
Alternatives and similar repositories for hammulator:
Users that are interested in hammulator are comparing it to the libraries listed below
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆11Updated last week
- ☆14Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆16Updated 7 months ago
- HW interface for memory caches☆26Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆60Updated 6 months ago
- ☆23Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- ☆15Updated last year
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆48Updated 2 months ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated 9 months ago
- A testcase generation tool for Persistent Memory Programs.☆15Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆15Updated last month
- Microarchitectural exploitation and other hardware attacks.☆85Updated 10 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆35Updated 3 years ago
- ☆18Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- ☆22Updated last year
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆20Updated 7 years ago
- ☆18Updated 6 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆31Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆58Updated 6 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆21Updated 3 months ago