Open-source compiler that hardwires LLM weights into mask-programmed compute-in-ROM silicon on open PDKs
☆48Nov 6, 2026Updated this week
Alternatives and similar repositories for ankhdjet
Users that are interested in ankhdjet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- An open-source resistive random access memory (RRAM) compiler based on OpenRAM.☆11Nov 21, 2020Updated 5 years ago
- ☆34Sep 1, 2026Updated 2 months ago
- AI hardware engineer☆13Updated this week
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆22Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- Compiler Level RISC-V Encryption Tool https://ieeexplore.ieee.org/document/9833625☆13Jan 19, 2023Updated 3 years ago
- ☆29Mar 8, 2026Updated 8 months ago
- Hardware Acceleration☆17Nov 1, 2026Updated last week
- ☆14May 23, 2025Updated last year
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆26Updated this week
- ☆31Aug 24, 2026Updated 2 months ago
- A GPU with a programmable pixel Shader☆17May 14, 2026Updated 5 months ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆40Mar 11, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Nov 2, 2026Updated last week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- A Python tool that compiles neural network weights directly into synthesizable Verilog for the ASIC toolchain.☆15Sep 3, 2026Updated 2 months ago
- The shortest path from PyTorch to custom ASICs.☆134Nov 1, 2026Updated last week
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆93Oct 21, 2026Updated 2 weeks ago
- M3D routing challenge: a reproducible EDA routing benchmark for a simplified monolithic-3D stack (generator, checker, scorer, baseline, v…☆52Oct 20, 2026Updated 2 weeks ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Demo: how to create a custom EBRICK☆30Nov 20, 2024Updated last year
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- wafer.space GF180MCU Run 1☆42Oct 28, 2026Updated last week
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆12May 18, 2021Updated 5 years ago
- KianV GF180 ASIC runs ulinux, linux and XV6☆17Jan 15, 2026Updated 9 months ago
- A library of open PDK packages☆145Updated this week
- ARCH hardware description language and compiler☆79Updated this week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆64Updated this week
- Open Source VLSI Tools☆35Feb 6, 2021Updated 5 years ago
- UCSD Standard Cell Synthesis: FinFET and CFET technologies with DTCO features☆18Aug 8, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Simple UVM environment for experimenting with Verilator.☆54Sep 9, 2026Updated 2 months ago
- SiliconCompiler Design Gallery☆81Updated this week
- Gati Accelerates Your CNN Algorithms!☆29Jun 12, 2026Updated 4 months ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- 3.3V SRAM macros for GF180MCU, based on the original 5V SRAM macros.☆24Oct 30, 2026Updated last week
- An approach for Circuit Synthesis using Dataset Threshold queries.☆14May 28, 2023Updated 3 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated 2 years ago