srsran / zynq_timestamping
Open source Zynq timestamping implementation from Software Radio Systems (SRS)
☆61Updated last year
Related projects ⓘ
Alternatives and complementary repositories for zynq_timestamping
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- ☆24Updated 4 years ago
- pynq framework for antsdr☆33Updated 5 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- This repo contains both the uhd host driver and firmware for microphase antsdr devices.☆56Updated 3 weeks ago
- AD9361 based USB3 SDR☆98Updated 7 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆35Updated 3 weeks ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆80Updated last month
- RTL implementation of components for DVB-S2☆111Updated last year
- MATLAB toolbox for ADI transceiver products☆57Updated this week
- DVB-S2 and DVB-T2 receiver blocks for GNU Radio☆61Updated 8 months ago
- AD936x+7Z020+USB HS dongle, In development...☆49Updated 2 years ago
- ☆68Updated last year
- Main transceiver application☆29Updated 3 years ago
- ☆26Updated 7 years ago
- GNURadio & scripts for ADALM-Pluto - DATV TX☆42Updated 5 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆78Updated last month
- Access and cotrol of PlutoSDR hardware using python bindings to libiio☆31Updated 4 years ago
- ☆30Updated 3 months ago
- this project make nh7020 firmware☆32Updated 3 years ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆20Updated 2 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆13Updated 4 months ago
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆21Updated 4 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆37Updated 5 years ago
- Hands on labs for the ADALM Pluto SDR☆54Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆193Updated last year
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆80Updated 2 years ago
- RFNoC out-of-tree module for a channelizer☆15Updated 6 years ago