SoCFPGA-learning / Chameleon96
The Chameleon96™ board, based on Intel® Cyclone V SoC FPGA
☆13Updated last year
Alternatives and similar repositories for Chameleon96:
Users that are interested in Chameleon96 are comparing it to the libraries listed below
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- Flashing Pano Logic thin clients without a programmer☆40Updated 2 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- ☆11Updated this week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆27Updated 2 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Verilog VGA font generator 8 by 16 pixels☆14Updated 2 years ago
- rtf8088☆10Updated 10 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆53Updated last month
- Network based loader and flasher for Pano G2 devices☆15Updated last year
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆10Updated 5 years ago
- Yet Another Debug Transport☆20Updated 2 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A complete HDMI transmitter implementation in VHDL☆22Updated last month
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Updated 6 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆21Updated last year