enjoy-digital / thunderscope
LiteX based FPGA gateware for Thunderscope.
☆25Updated last year
Alternatives and similar repositories for thunderscope:
Users that are interested in thunderscope are comparing it to the libraries listed below
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 3 months ago
- Gateware for USB2Sniffer☆26Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆25Updated 3 months ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 9 months ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- CRUVI Standard Specifications☆18Updated 11 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- KiCad bus length matching script.☆30Updated 9 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- Firmware to implement USB communications on the CH32V307 microcontroller☆11Updated 2 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆13Updated 11 months ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆25Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆42Updated 2 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆61Updated 3 weeks ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Amaranth HDL libary for building USB-capable SoC designs.☆21Updated last week
- Artix7 SOM☆17Updated 7 months ago
- ☆45Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago