enjoy-digital / thunderscopeLinks
LiteX based FPGA gateware for Thunderscope.
☆26Updated last year
Alternatives and similar repositories for thunderscope
Users that are interested in thunderscope are comparing it to the libraries listed below
Sorting:
- Gateware for USB2Sniffer☆30Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 8 months ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- USB3 super speed development board useful as FPGA expansion based on WCH-Tech CH569☆26Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 2 years ago
- High Speed Data Acquisition over HDMI - FPGA implementation☆46Updated 5 months ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 4 months ago
- ECP5 FPGA in an "S7 Mini" form factor☆82Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆103Updated last week
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 2 years ago
- SDK sch&layout reference design and datasheet documention☆63Updated last year
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- sump3 logic analyzer☆27Updated this week
- HydraUSB3 (WCH CH569) open source test firmware / examples / libraries to experiment with streaming / high-speed protocols (USB2 HS, USB3…☆83Updated 2 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆32Updated 2 years ago
- Small footprint and configurable SPI core☆42Updated last month
- I want to learn [n]Migen.☆42Updated 5 years ago
- CRUVI Standard Specifications☆19Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆19Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆44Updated 5 months ago