👻 Simple Undertale-like game on Basys3 FPGA written in Verilog
☆16Jul 3, 2020Updated 6 years ago
Alternatives and similar repositories for Undertale-Verilog
Users that are interested in Undertale-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3☆31Nov 18, 2018Updated 7 years ago
- ⚙Hardware Synthesis Laboratory Using Verilog☆40May 10, 2020Updated 6 years ago
- RISC-V kernel step-by-step implmenetation☆12Nov 12, 2019Updated 6 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆12Jun 11, 2024Updated 2 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- Relevant Material for SIGCOMM 2020 paper "Contention-Aware Performance Prediction for Virtualized Network Functions"☆18Jul 1, 2020Updated 6 years ago
- ☆11Mar 30, 2022Updated 4 years ago
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 6 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA☆13Mar 27, 2020Updated 6 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 6 months ago
- ☆21Nov 13, 2018Updated 7 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 11 months ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- [NeurIPS'24] "NeuralFuse: Learning to Recover the Accuracy of Access-Limited Neural Network Inference in Low-Voltage Regimes" by Hao-Lun …☆10Sep 18, 2025Updated 11 months ago
- ☆29Mar 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- This repository consists of all chipdev.io practice questions☆29Oct 11, 2023Updated 2 years ago
- Use tensorflow2 achieve PPO to play atari game☆13Oct 25, 2019Updated 6 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- ☆37Apr 10, 2026Updated 4 months ago
- Tutorial for BeeInvaders game on the Basys3 FPGA board☆12Jul 17, 2023Updated 3 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆28Apr 18, 2026Updated 4 months ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- ☆42Aug 14, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple Example A3C Reinforcement Learning Algorithm in Tensorflow☆13May 23, 2017Updated 9 years ago
- Simple Tensorflow implementation of "MirrorGAN: Learning Text-to-image Generation by Redescription" (CVPR 2019)☆15Mar 23, 2020Updated 6 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- ☆19Sep 9, 2020Updated 5 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆58Jan 23, 2025Updated last year
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago