👻 Simple Undertale-like game on Basys3 FPGA written in Verilog
☆16Jul 3, 2020Updated 6 years ago
Alternatives and similar repositories for Undertale-Verilog
Users that are interested in Undertale-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- ⚙Hardware Synthesis Laboratory Using Verilog☆40May 10, 2020Updated 6 years ago
- RISC-V kernel step-by-step implmenetation☆12Aug 24, 2026Updated last month
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 6 years ago
- Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA☆12Mar 27, 2020Updated 6 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 7 months ago
- Sample Flask web app for taking web page screenshots using Selenium PhantomJS driver. Runs on Heroku.☆12Jan 12, 2014Updated 12 years ago
- ☆21Nov 13, 2018Updated 7 years ago
- 🎧 Real-time data streaming from NeuroSky MindWave Mobile Headset☆10Jul 17, 2020Updated 6 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 5 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago
- Integration of two camera 📷 modules to Basys 3 FPGA☆47Feb 8, 2023Updated 3 years ago
- Source code for the EMNLP 2021 finding paper: Event-enhanced Knowledge Graph Embeddings☆13Sep 3, 2021Updated 5 years ago
- Slides of Dr Sparsh Mittal on "Computer Architecture for AI" (aka Hardware Architecture for Deep Learning) Course☆20Apr 20, 2026Updated 5 months ago
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 8 years ago
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 9 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- An inhouse RISC-V 32-bits CPU☆22Sep 20, 2026Updated last week
- Domain Adaptation of Thai Word Segmentation Models using Stacked Ensemble (EMNLP2020)☆19Feb 2, 2024Updated 2 years ago
- ☆29Mar 13, 2022Updated 4 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆28Sep 2, 2019Updated 7 years ago
- System for detecting vein patterns.☆23Apr 5, 2020Updated 6 years ago
- ☆37Updated this week
- This repository contains course materials, tutorials and exercise for CSE321: Computer Organization course.☆31Dec 17, 2025Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An implementation of GrASP (Shnarch et. al., 2017)☆24Aug 29, 2022Updated 4 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆30Apr 18, 2026Updated 5 months ago
- mini-os for arm64☆16Nov 9, 2015Updated 10 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago