👻 Simple Undertale-like game on Basys3 FPGA written in Verilog
☆16Jul 3, 2020Updated 5 years ago
Alternatives and similar repositories for Undertale-Verilog
Users that are interested in Undertale-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FlaPGA Mario - A flappy-bird like video game implemented in Verilog for Basys3☆30Nov 18, 2018Updated 7 years ago
- ⚙Hardware Synthesis Laboratory Using Verilog☆40May 10, 2020Updated 6 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- Performance Evaluation of AF_XDP Communication Patterns. Artifacts for "Are Kernel Drivers Ready For Accelerated Packet Processing Using …☆11Jun 11, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An FPGA-CPU co-design framework for accelerating software NFs (Network Functions) with Intel DPDK☆13May 27, 2020Updated 6 years ago
- ☆11Mar 30, 2022Updated 4 years ago
- ☆17Jul 31, 2024Updated last year
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 3 months ago
- ☆21Nov 13, 2018Updated 7 years ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 8 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆26Sep 4, 2025Updated 8 months ago
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28May 7, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An inhouse RISC-V 32-bits CPU☆19Feb 12, 2026Updated 3 months ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- This repository includes codes created for a graduate level Perception course at the University of Maryland. The repo includes codes for …☆17Oct 24, 2017Updated 8 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 5 months ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 7 years ago
- Practices related to the fundamental level of the programming language Verilog.☆13Jan 16, 2023Updated 3 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- ☆29Mar 13, 2022Updated 4 years ago
- System for detecting vein patterns.☆20Apr 5, 2020Updated 6 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆27Aug 28, 2024Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Transmit a video stream to a PAL analog TV using low-frequency PWM☆24May 29, 2020Updated 6 years ago
- ☆37Apr 10, 2026Updated last month
- mini-os for arm64☆16Nov 9, 2015Updated 10 years ago
- ☆42Aug 14, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 7 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- ☆59Jul 11, 2024Updated last year
- ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)☆57Jan 23, 2025Updated last year
- Matlab simulations of the encoder and decoder for the LTE turbo code from 3GPP Release 15☆64Mar 11, 2021Updated 5 years ago
- Repo for 2110211 Introduction to Data Structure☆50Feb 20, 2024Updated 2 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago