abhinavcreed13 / ai-capture-the-flag-pacman-contest
The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated team-based strategies
☆12Updated 4 years ago
Alternatives and similar repositories for ai-capture-the-flag-pacman-contest:
Users that are interested in ai-capture-the-flag-pacman-contest are comparing it to the libraries listed below
- This project was developed for attending an AI competition organised by University of Melbourne . Ranked 3/152☆12Updated 5 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆47Updated 3 years ago
- Artificial Intelligence project designed by UC Berkeley. Designed game agents for the game Pacman using basic, adversarial and stochastic…☆100Updated 9 years ago
- 本项目收集了一些中山大学电子与信息工程学院的课程资料 喜欢的话别忘了点个star🌟☆25Updated 3 years ago
- 武汉大学计算机组成与设计课程单周期CPU处理器实现，使用RISC-V语言实现。☆8Updated last year
- 合肥工业大学《系统硬件综合设计》五级流水线 RISC-V CPU☆14Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。☆145Updated 6 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR☆33Updated last year
- Mips五级流水线CPU☆37Updated 2 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆12Updated 3 years ago
- 计算机组成原理的实验，包括单周期CPU和五级流水线CPU的verilog实现☆35Updated 3 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆75Updated 5 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆18Updated 3 years ago
- riscv指令集，单周期以及五级流水线CPU☆49Updated 2 months ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆38Updated 4 years ago
- 单周期 8指令 MIPS32CPU☆90Updated 2 years ago
- 半导体器件仿真模拟平台（现已支持PN结、BJT、MOS管），code于2019年。☆12Updated 3 years ago
- 复旦论文latex模版，包括毕业论文模版，普通课程论文模版(带封皮)☆68Updated 2 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆22Updated 10 months ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆110Updated 4 years ago
- Applying Deep Q-learning for Global Routing☆123Updated 4 years ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆39Updated 9 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆9Updated 4 years ago
- Ucore实验报告☆9Updated 5 years ago
- FPGA实现各种小游戏，学习并快乐着☆69Updated 2 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- 单周期CPU设计与实现☆11Updated 2 years ago
- 从零开始设计一个CPU (Verilog)☆52Updated 4 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆17Updated 3 years ago