RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates
☆26May 17, 2026Updated 5 months ago
Alternatives and similar repositories for soc-gds2-flow
Users that are interested in soc-gds2-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- ☆25Aug 9, 2026Updated 2 months ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14Jun 29, 2026Updated 3 months ago
- ☆14Nov 7, 2021Updated 4 years ago
- Primal-dual interior point solver for convex quadratic programs☆12Jan 8, 2025Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project…☆13Jul 23, 2024Updated 2 years ago
- Trying to fine tune the configurations of the convolutional layers of a deep learning architecture☆10Nov 11, 2020Updated 5 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- RTL data structure☆69Oct 15, 2026Updated last week
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Computer architecture resources, including simulators, benchmarks, tools, and tutorials for researchers, graduate students, and hardware …☆17Sep 12, 2026Updated last month
- A mini osciloscope project☆32Oct 8, 2026Updated 2 weeks ago
- ☆14Sep 29, 2024Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆34Sep 7, 2026Updated last month
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated 2 years ago
- An analog circuit topology benchmark for LLMs☆17Jun 23, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Dec 7, 2023Updated 2 years ago
- Simulation files to be used while reading the book "Modelling and simulation of magnetics for power electronics using Python".☆17Sep 26, 2021Updated 5 years ago
- Read Image Files Concurrently☆17Sep 17, 2024Updated 2 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]☆14Feb 20, 2024Updated 2 years ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated 2 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated 2 months ago
- 👁 Vision : Model 4: GoogLeNet : Image Classification☆20Feb 13, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆21Aug 25, 2026Updated 2 months ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- Up-sampling and denoising signals using a deep neural network model☆12Jun 7, 2024Updated 2 years ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆109Oct 9, 2026Updated 2 weeks ago