RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates
☆25May 17, 2026Updated 2 months ago
Alternatives and similar repositories for soc-gds2-flow
Users that are interested in soc-gds2-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Primal-dual interior point solver for convex quadratic programs☆11Jan 8, 2025Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Updated this week
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- Simulation files to be used while reading the book "Modelling and simulation of magnetics for power electronics using Python".☆16Sep 26, 2021Updated 4 years ago
- ☆14Sep 29, 2024Updated last year
- ☆22May 4, 2026Updated 3 months ago
- RTL data structure☆69Apr 23, 2026Updated 3 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Dual-Core Out-of-Order MIPS CPU Design☆24May 8, 2025Updated last year
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Jun 27, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Repository that maintain the OpenBus Interface spec☆19Apr 26, 2023Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆34Jul 2, 2025Updated last year
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Object detection and transfer learning using pretrained EfficientDet-D0 model in MATLAB.☆16Nov 3, 2023Updated 2 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆19Jun 26, 2026Updated last month
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- M-extension for RISC-V cores.☆32Nov 21, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆100Jul 19, 2026Updated 2 weeks ago
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 9 months ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆20May 5, 2026Updated 3 months ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 9 months ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 2 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆176Nov 2, 2020Updated 5 years ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 11 years ago
- Mini-ERA is a simplified still-representative version of the main ERA workload.☆16Jun 22, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆42Jul 26, 2026Updated last week
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated last year
- Provide user-defined initialization semantics for arithmetic types.☆11Mar 29, 2026Updated 4 months ago
- ☆11May 31, 2016Updated 10 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- ☆10Nov 23, 2015Updated 10 years ago
- Nautilus Aerokernel☆15Dec 5, 2022Updated 3 years ago