RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates
☆25May 17, 2026Updated 3 months ago
Alternatives and similar repositories for soc-gds2-flow
Users that are interested in soc-gds2-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 11 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 2 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- ☆14Sep 29, 2024Updated last year
- RTL data structure☆69Apr 23, 2026Updated 4 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- Dual-Core Out-of-Order MIPS CPU Design☆25May 8, 2025Updated last year
- Repository that maintain the OpenBus Interface spec☆22Apr 26, 2023Updated 3 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Read Image Files Concurrently☆17Sep 17, 2024Updated last year
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆26Aug 19, 2026Updated last week
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆103Aug 11, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 10 months ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 10 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆178Nov 2, 2020Updated 5 years ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 11 years ago
- Mini-ERA is a simplified still-representative version of the main ERA workload.☆16Jun 22, 2022Updated 4 years ago
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆48Jul 26, 2026Updated last month
- Provide user-defined initialization semantics for arithmetic types.☆11Mar 29, 2026Updated 4 months ago
- ☆11May 31, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Nov 23, 2015Updated 10 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 6 months ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 7 years ago
- F^3 is Python-based framework for valuing forward looking financial products on Heterogeneous Parallel Computing Platforms☆12Jan 5, 2016Updated 10 years ago
- Code example for pretraining an LLM with vanilla PyTorch training loop☆10Jun 6, 2024Updated 2 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 5 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆23Jul 5, 2021Updated 5 years ago