RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates
☆26May 17, 2026Updated 4 months ago
Alternatives and similar repositories for soc-gds2-flow
Users that are interested in soc-gds2-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆34Nov 25, 2024Updated last year
- ☆14Sep 29, 2024Updated 2 years ago
- RTL data structure☆69Apr 23, 2026Updated 5 months ago
- RISC-V RV32E core designed for minimal area☆27Nov 17, 2024Updated last year
- ☆14Dec 7, 2023Updated 2 years ago
- Fortune Teller (霄占): A Python-based divination platform that uses LLMs to provide personalized fortune readings through multiple systems …☆11May 9, 2026Updated 4 months ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Aug 14, 2026Updated last month
- Repository that maintain the OpenBus Interface spec☆22Apr 26, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆34Sep 7, 2026Updated 3 weeks ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Sep 15, 2026Updated 2 weeks ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 6 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]☆14Feb 20, 2024Updated 2 years ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆20Aug 25, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 11 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- Verilog implementation of multi-stage 32-bit RISC-V processor☆181Nov 2, 2020Updated 5 years ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 11 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆36Sep 6, 2024Updated 2 years ago
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- Mini-ERA is a simplified still-representative version of the main ERA workload.☆16Jun 22, 2022Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆21Aug 19, 2024Updated 2 years ago
- Provide user-defined initialization semantics for arithmetic types.☆11Mar 29, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆12May 31, 2016Updated 10 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- ☆10Nov 23, 2015Updated 10 years ago
- Nautilus Aerokernel☆15Dec 5, 2022Updated 3 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 8 months ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 8 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago