RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates
☆25May 17, 2026Updated last month
Alternatives and similar repositories for soc-gds2-flow
Users that are interested in soc-gds2-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Primal-dual interior point solver for convex quadratic programs☆11Jan 8, 2025Updated last year
- Simulation files to be used while reading the book "Modelling and simulation of magnetics for power electronics using Python".☆14Sep 26, 2021Updated 4 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RTL data structure☆69Apr 23, 2026Updated 2 months ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆53Updated this week
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- Dual-Core Out-of-Order MIPS CPU Design☆24May 8, 2025Updated last year
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- ☆14Sep 29, 2024Updated last year
- Embedded Systems Learning Hub: A step-by-step journey from basics to advanced, with daily content, hands-on projects, and community-drive…☆23Dec 15, 2025Updated 7 months ago
- ☆14Dec 7, 2023Updated 2 years ago
- Fortune Teller (霄占): A Python-based divination platform that uses LLMs to provide personalized fortune readings through multiple systems …☆11May 9, 2026Updated 2 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆20Aug 19, 2024Updated last year
- ☆25Nov 11, 2025Updated 8 months ago
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆17Oct 19, 2024Updated last year
- Read Image Files Concurrently☆17Sep 17, 2024Updated last year
- Digital Design Equivalence Checking☆78Updated this week
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆99Updated this week
- RISC-V-5 stage pipelined in verilog☆10Jul 24, 2020Updated 5 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆20Oct 18, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆17Sep 23, 2020Updated 5 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 8 months ago
- M-extension for RISC-V cores.☆32Nov 21, 2024Updated last year
- Statistical Uncertainty Learning for Robust Visual-Inertial State Estimation☆45Oct 3, 2025Updated 9 months ago
- This repository contains the basic repository structure for machine learning projects based on Azure technologies (Azure ML and Azure Dev…☆33Updated this week
- ☆10Dec 4, 2018Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- microKanren sagittarius/larceny☆11Jun 13, 2015Updated 11 years ago
- Provide user-defined initialization semantics for arithmetic types.☆11Mar 29, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆23Jul 5, 2021Updated 5 years ago
- GNU Guix zephyrRTOS integration☆16Apr 3, 2026Updated 3 months ago
- ☆10Nov 23, 2015Updated 10 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆18Sep 15, 2020Updated 5 years ago
- EMT: An OS Framework for New Memory Translation Architectures☆34Jul 22, 2025Updated 11 months ago
- The SoC for the introduction to chip design course spring 2026☆18May 22, 2026Updated last month
- ☆12May 31, 2016Updated 10 years ago