RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates
☆27May 17, 2026Updated 5 months ago
Alternatives and similar repositories for soc-gds2-flow
Users that are interested in soc-gds2-flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated last year
- CXLMemUring: A Hardware Software Co-design Paradigm for Asynchronous and Flexible Parallel CXL Memory Pool Access☆13Sep 13, 2026Updated 2 months ago
- Implement High-Performance Karatsuba Multiplier in High-Level Synthesis (HLS) for FPGA Based on Recursive Template☆11Jun 5, 2020Updated 6 years ago
- Simple RV32I CPU core implemented in Verilog☆14Jan 4, 2026Updated 10 months ago
- ☆25Aug 9, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 5 years ago
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- Trying to fine tune the configurations of the convolutional layers of a deep learning architecture☆10Nov 11, 2020Updated 6 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 5 months ago
- ☆18Oct 30, 2026Updated 2 weeks ago
- Linear model predictive control library in MATLAB☆11Dec 20, 2020Updated 5 years ago
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- ☆14Aug 8, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project…☆13Jul 23, 2024Updated 2 years ago
- ☆14Nov 7, 2021Updated 5 years ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆35Nov 25, 2024Updated last year
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- RTL data structure☆69Oct 15, 2026Updated 3 weeks ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Alternating Direction Method of Multipliers for Support Vector Machines☆10Aug 28, 2025Updated last year
- Submission template for Tiny Tapeout 04☆17Jun 15, 2024Updated 2 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆14Nov 23, 2020Updated 5 years ago
- ☆14Sep 29, 2024Updated 2 years ago
- 5 Stage Pipelined RISC-V SoC with Hardware Enforced CFI, Dual Port Synchronous Memory Controller and Bidirectional UART implemented in VH…☆16Oct 29, 2026Updated 2 weeks ago
- Topics in Signal Processing☆21Aug 21, 2022Updated 4 years ago
- 👁 Vision : Model 4: GoogLeNet : Image Classification☆20Feb 13, 2018Updated 8 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]☆15Feb 20, 2024Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆30Feb 19, 2025Updated last year
- A standalone, FP4-quantized General Matrix Multiply (GEMM) core, from RTL through synthesis and full place-and-route in the OpenLane 2 fl…☆11May 22, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆22Aug 25, 2026Updated 2 months ago
- A mini osciloscope project☆32Oct 8, 2026Updated last month
- Parallel solvers for optimal control☆22Mar 10, 2026Updated 8 months ago
- A simple flask upload program for multiple files requiring credential☆17Nov 14, 2020Updated 6 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Nov 4, 2026Updated last week
Are these results useful?