Course material for Purdue ECE57000 Artificial Intelligence
☆16Nov 8, 2018Updated 7 years ago
Alternatives and similar repositories for ece57000
Users that are interested in ece57000 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Building a Computer From Scratch with verilog☆11Feb 6, 2026Updated 4 months ago
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 9 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 4 months ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- The course contest involves a multi-player capture-the-flag variant of Pacman, where agents control both Pacman and ghosts in coordinated…☆12Jan 24, 2021Updated 5 years ago
- A set of codes developed for LES in OpenFOAM☆44Jan 7, 2024Updated 2 years ago
- This repository includes codes created for a graduate level Perception course at the University of Maryland. The repo includes codes for …☆17Oct 24, 2017Updated 8 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆25Jun 5, 2018Updated 8 years ago
- Creates C and CUDA analytical Jacobians for chemical kinetics ODE systems☆57Feb 7, 2022Updated 4 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Title : Communication Bridge between I2C and SPI Platform : RTL Coding (Verilog/System Verilog/VHDL) Duration : 1 Month Description : Bot…☆17Aug 21, 2018Updated 7 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆29Aug 28, 2024Updated last year
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- Hardware Viterbi Decoder in verilog☆32May 28, 2019Updated 7 years ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- Implementation of OpenCV methods for affine and perspective transformation☆29Aug 4, 2019Updated 6 years ago
- I have customized the code of Adrian to find 4 points of document or rectangle dynamically. Here i have added findLargestCountours and co…☆39Dec 19, 2017Updated 8 years ago
- An implementation for Frame-level Speech Signal-to-Noise Ratio Estimation using deep learning☆43Mar 23, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- ☆45Jul 20, 2023Updated 2 years ago
- Get a free freebsd shell☆15Nov 8, 2025Updated 7 months ago
- Foundations of Computer Science notebooks☆17Oct 13, 2025Updated 8 months ago
- Supplement of the ICFP'22 paper "‘do’ Unchained: Embracing Local Imperativity in a Purely Functional Language"☆16Feb 15, 2025Updated last year
- Typed python equivalent for R pipes.☆14Oct 16, 2022Updated 3 years ago
- GADT-based field accessors and utilities☆17May 18, 2026Updated last month
- A. Selivanov and E. Fridman, “Event-Triggered H-infinity Control: a Switching Approach,” IEEE Transactions on Automatic Control, vol. 61,…☆40Mar 26, 2017Updated 9 years ago
- A minimal bash tool to convert video files to any other supported media files using yt-dlp and ffmpeg.☆20Jan 11, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆50Jul 18, 2020Updated 5 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- IITM Paradigms of Programming -- Monsoon 2025☆18Nov 17, 2025Updated 7 months ago
- Algorithms that work on generic C arrays☆11Feb 13, 2017Updated 9 years ago
- Repository containing examples of usage of pcb-rs☆10Apr 8, 2022Updated 4 years ago
- Portable Event Library☆18Apr 28, 2025Updated last year
- As I work thought the book "Practical Binary Analysis" by Dennis Andriesse, https://practicalbinaryanalysis.com/ I try to make editions f…☆11Sep 28, 2021Updated 4 years ago