SamsungLabs / Sparse-Multi-DNN-Scheduling
Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi-DNN Workloads”.
☆37Updated last year
Alternatives and similar repositories for Sparse-Multi-DNN-Scheduling
Users that are interested in Sparse-Multi-DNN-Scheduling are comparing it to the libraries listed below
Sorting:
- ☆40Updated 10 months ago
- ☆33Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆34Updated 4 years ago
- ☆26Updated last month
- ☆70Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆41Updated last year
- Approximate layers - TensorFlow extension☆27Updated last month
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- A bit-level sparsity-awared multiply-accumulate process element.☆15Updated 10 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆14Updated 7 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ☆45Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆16Updated 2 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- ☆33Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆131Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆72Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- ☆26Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago