SamsungLabs / Sparse-Multi-DNN-Scheduling
Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi-DNN Workloads”.
☆31Updated last year
Related projects: ⓘ
- ☆30Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆26Updated 2 years ago
- ☆32Updated 2 months ago
- ☆9Updated 7 months ago
- ☆23Updated 5 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆14Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆73Updated last year
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆33Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆31Updated 11 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 weeks ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆20Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆14Updated 2 years ago
- ☆27Updated 4 years ago
- ☆38Updated last week
- Heterogenous ML accelerator☆15Updated 5 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Updated 5 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆12Updated last month
- Approximate layers - TensorFlow extension☆25Updated 4 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆23Updated last month
- ☆16Updated 2 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 5 years ago
- HW accelerator mapping optimization framework for in-memory computing☆15Updated 3 weeks ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 2 years ago
- ☆15Updated last year
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆11Updated 10 months ago
- ☆67Updated 4 years ago