SamsungLabs / Sparse-Multi-DNN-Scheduling
Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi-DNN Workloads”.
☆36Updated last year
Alternatives and similar repositories for Sparse-Multi-DNN-Scheduling:
Users that are interested in Sparse-Multi-DNN-Scheduling are comparing it to the libraries listed below
- ☆33Updated 3 years ago
- ☆39Updated 9 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆34Updated 4 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆16Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- ☆26Updated 2 weeks ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆39Updated 5 years ago
- ☆26Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- ☆26Updated 4 months ago
- ☆8Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 2 weeks ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year
- ☆18Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆14Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆26Updated last year