SamsungLabs / Sparse-Multi-DNN-Scheduling
Open-source artifacts and codes of our MICRO'23 paper titled “Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi-DNN Workloads”.
☆35Updated last year
Alternatives and similar repositories for Sparse-Multi-DNN-Scheduling:
Users that are interested in Sparse-Multi-DNN-Scheduling are comparing it to the libraries listed below
- ☆33Updated 3 years ago
- ☆39Updated 8 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆16Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 3 weeks ago
- ☆32Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆23Updated last year
- ☆25Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆43Updated 3 years ago
- ☆10Updated 5 months ago
- ☆23Updated 3 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- Heterogenous ML accelerator☆18Updated 5 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- ☆27Updated 2 years ago
- ☆18Updated 2 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 11 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 5 months ago
- ☆26Updated 3 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 8 months ago
- ☆25Updated 3 years ago
- ☆23Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 8 months ago