☆11Nov 9, 2026Updated this week
Alternatives and similar repositories for harm
Users that are interested in harm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Feb 26, 2025Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- ☆31Jan 30, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆46Apr 3, 2025Updated last year
- ☆32Aug 18, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆118Updated this week
- HALL (Haifa AllSAT) - AllSAT enumeration for Combinational Circuits☆10Aug 5, 2026Updated 3 months ago
- The official implementation of DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model (ICLR 2025)☆18Dec 18, 2025Updated 10 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Vectorization of Verilog Designs☆14Jun 18, 2026Updated 4 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- Auto Moew~☆10Jan 21, 2023Updated 3 years ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- Semi-Tenser Product based SAT and AllSAT solver, where it can solve CNF and circuit input.☆17Aug 2, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A verified Implementation of a mini prolog☆17Nov 27, 2022Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆40Jan 16, 2025Updated last year
- work in progress, playing around with btor2 in rust☆16Updated this week
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆44Dec 21, 2025Updated 10 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆125May 14, 2025Updated last year
- ILAng documentation☆12Nov 2, 2025Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Benchmark based on the Logical Foundations volume of [Software Foundations](https://softwarefoundations.cis.upenn.edu/)☆13Feb 20, 2026Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A tool for obtaining LTL formulas from a sample of positive and negative words.☆26Jun 21, 2022Updated 4 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated last year
- Hardware Formal Verification Tool☆125Updated this week
- TEESec: Pre-Silicon Vulnerability Discovery for Trusted Execution Environments☆12Apr 4, 2024Updated 2 years ago
- DalamudPlugins playground for DIP17☆10Updated this week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆46Apr 13, 2025Updated last year
Are these results useful?