Personal Project, Implementation of tinyNPU
☆13Oct 14, 2024Updated 2 years ago
Alternatives and similar repositories for tinyNPU
Users that are interested in tinyNPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A scalable Eyeriss model in SystemC.☆36Jan 1, 2023Updated 3 years ago
- ☆10Feb 8, 2023Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- ☆14Jun 9, 2026Updated 4 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 4 years ago
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- ☆34Feb 20, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PolyLUT-Add: FPGA-based LUT Inference with Wide Inputs☆11Apr 22, 2026Updated 6 months ago
- Open-source NPU (Neural Processing Unit) for LLM inference - runs GPT-2, LLaMA, Mistral, Qwen2☆12Mar 15, 2026Updated 7 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16Aug 21, 2026Updated 2 months ago
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆29Updated this week
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆22Aug 19, 2026Updated 2 months ago
- ☆28Jun 21, 2024Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆19Sep 21, 2025Updated last year
- Motion Estimation implementation by using Verilog HDL☆14Jun 17, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Oct 20, 2026Updated last week
- PCCX v002 KV260 board/model integration and verification, consuming a pinned reusable core. Operated by Altifigence.☆21Sep 27, 2026Updated last month
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- ☆21Jan 13, 2026Updated 9 months ago
- RTL for AXI over UCIe bridge.☆43Updated this week
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- upgrade to e203 (a risc-v core)☆46Aug 9, 2020Updated 6 years ago
- some knowleage about SystemC/TLM etc.☆28Mar 6, 2026Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Updated this week
- ☆22Oct 12, 2026Updated 2 weeks ago
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- ☆14Oct 19, 2018Updated 8 years ago
- Netrace: a network packet trace reader☆16Jun 16, 2014Updated 12 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- ☆16Jun 19, 2019Updated 7 years ago