mshll / DDR5-Memory-Controller-SchedulerView on GitHub
A simulator for the memory controller scheduler of a 12-core, 4.8 GHz processor using a DDR5 DIMM. It supports multiple DRAM scheduling algorithms and processes memory request traces to generate DRAM command traces.
☆14Dec 6, 2023Updated 2 years ago

Alternatives and similar repositories for DDR5-Memory-Controller-Scheduler

Users that are interested in DDR5-Memory-Controller-Scheduler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?