PySpice-org / kicad-rw
Python library to read/write KiCad Sexpr file format
☆8Updated 2 years ago
Alternatives and similar repositories for kicad-rw:
Users that are interested in kicad-rw are comparing it to the libraries listed below
- A modern schematic entry and simulation program☆68Updated last year
- ☆22Updated last year
- ☆33Updated 4 months ago
- This repository contain source code for ngspice and ghdl integration☆30Updated 2 weeks ago
- Handle Fast Signal Traces (fst) in Python☆11Updated 2 years ago
- Filter builder tool☆17Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆40Updated 8 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- ☆51Updated this week
- Library of open source Process Design Kits (PDKs)☆32Updated last week
- C++ 17 Hardware abstraction layer generator from systemrdl☆11Updated 4 months ago
- Benchmarks for Yosys development☆23Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 2 years ago
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆12Updated 3 years ago
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- ☆21Updated last year
- Convert C files into Verilog☆16Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- mantle library☆42Updated 2 years ago
- Loam system models☆16Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆21Updated last year
- HDMI core in Chisel HDL☆48Updated 10 months ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆42Updated last year
- ☆25Updated 4 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Doppler effect on WaveForms☆15Updated 2 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- Experimental GMSL2 serializer board compatible with Antmicro MIPI CSI video accessories☆11Updated 3 months ago