Alternatives and similar repositories for kicad-rw:

Users that are interested in kicad-rw are comparing it to the libraries listed below

• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated last year
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆30Updated 3 months ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆18Updated last month
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated 4 months ago
• amaranth-farm / amgen
  command line tool for frequent amaranth HDL tasks (generate sources, show design)
  ☆12Updated 3 years ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆17Updated 7 months ago
• vmunoz82 / eda_tools
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆43Updated last year
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆43Updated 2 weeks ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆19Updated last week
• lethalbit / kicad-pdk-libs
  KiCad symbol library for sky130 and gf180mcu PDKs
  ☆32Updated last year
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 3 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆32Updated 2 weeks ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• stineje / sky130RHBDlib
  Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
  ☆5Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆78Updated 4 months ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆40Updated this week
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆42Updated 2 months ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆87Updated 7 months ago
• antmicro / kintex-410t-devboard
  ☆36Updated 7 months ago
• Wren6991 / OpenDAP
  ☆23Updated 2 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆64Updated 2 weeks ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆27Updated last month
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 2 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• vmunoz82 / sudoku-challenge
  Solving Sudokus using open source formal verification tools
  ☆16Updated 2 years ago
• TinyTapeout / tt-support-tools
  tools used by project repos to test configuration, generate OpenLane run summaries and documentation
  ☆19Updated last week
• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆27Updated 3 years ago
• electron-lang / electron
  A mixed signal netlist language (pre-alpha)
  ☆60Updated 6 years ago
• capn-freako / PyAMI
  Python package for IBIS-AMI model development and testing
  ☆28Updated last week
• chipsalliance / f4pga-xc-fasm2bels
  Library to convert a FASM file into BELs importable into Vivado.
  ☆13Updated last year