PySpice-org / kicad-rwLinks
Python library to read/write KiCad Sexpr file format
☆8Updated 2 years ago
Alternatives and similar repositories for kicad-rw
Users that are interested in kicad-rw are comparing it to the libraries listed below
Sorting:
- command line tool for frequent amaranth HDL tasks (generate sources, show design)☆15Updated 3 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆44Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- zGlue Chiplet Info Exchange Format (ZEF)☆10Updated 3 years ago
- This repository contain source code for ngspice and ghdl integration☆30Updated 6 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Library to convert a FASM file into BELs importable into Vivado.☆13Updated last year
- ☆36Updated 9 months ago
- System on Module based on Microchip PolarFire MPFS250T SoC☆14Updated 2 weeks ago
- ☆14Updated 3 weeks ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆23Updated 3 weeks ago
- Program Lattice MachXO2/3 with CircuitPython☆12Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Automation scripts for generating PCB documentation from KiCad projects☆12Updated last month
- Solving Sudokus using open source formal verification tools☆17Updated 2 years ago
- Developing Smith Waterman accelerators on F1 instances using 1st CLaaS☆12Updated 2 years ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆13Updated 3 weeks ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated 3 weeks ago
- OpenEMS mesher draft☆16Updated this week
- ☆14Updated last week
- Qucs-Help documentation☆11Updated 6 years ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆61Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago
- A mixed signal netlist language (pre-alpha)☆61Updated 6 years ago
- Top level for the November shuttle☆12Updated 3 years ago
- This repository contains sample code integrating Renode with Verilator☆19Updated last month
- ☆23Updated 2 months ago
- Analog Circuit Simulator☆21Updated 10 months ago
- ☆20Updated 4 years ago