antmicro / kintex-410t-devboardLinks
☆37Updated last year
Alternatives and similar repositories for kintex-410t-devboard
Users that are interested in kintex-410t-devboard are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- Small footprint and configurable JESD204B core☆49Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Documenting the Lattice ECP5 bit-stream format.☆57Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆58Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- USB serial device (CDC-ACM)☆42Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆43Updated 6 years ago
- general-cores☆21Updated 4 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆64Updated 7 months ago