antmicro / kintex-410t-devboardLinks
☆38Updated 3 weeks ago
Alternatives and similar repositories for kintex-410t-devboard
Users that are interested in kintex-410t-devboard are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- Nitro USB FPGA core☆86Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- ☆45Updated 3 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆59Updated 3 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆102Updated last week
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated 2 weeks ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆84Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago