PranavGovekar / tdcOnFPGALinks
Implementation of tappped delay line TDC on FPGA
☆13Updated 2 years ago
Alternatives and similar repositories for tdcOnFPGA
Users that are interested in tdcOnFPGA are comparing it to the libraries listed below
Sorting:
- ☆12Updated 3 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆68Updated 4 years ago
- kintex7 ov13850 fpga mipi camera☆20Updated last week
- Verilog implementation of a tapped delay line TDC☆45Updated 7 years ago
- Time to Digital Converter on an FPGA☆15Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- FPGA based 30ps RMS TDCs☆89Updated 7 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆22Updated 8 years ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- ☆19Updated 2 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated last year
- Python productivity for RFSoC platforms☆84Updated last month
- This is use FPGA of Xilinx ZYNQ-7000 ZC702☆16Updated 8 years ago
- 16QAM modulation and demodulation by Verilog☆21Updated 4 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆14Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Updated 4 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆28Updated last year
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Updated 10 years ago