PranavGovekar / tdcOnFPGALinks
Implementation of tappped delay line TDC on FPGA
☆13Updated 2 years ago
Alternatives and similar repositories for tdcOnFPGA
Users that are interested in tdcOnFPGA are comparing it to the libraries listed below
Sorting:
- ☆12Updated 3 years ago
- Time to Digital Converter on an FPGA☆15Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago
- Verilog implementation of a tapped delay line TDC☆45Updated 7 years ago
- kintex7 ov13850 fpga mipi camera☆20Updated 2 weeks ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆23Updated 8 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- FPGA based 30ps RMS TDCs☆90Updated 7 years ago
- Fixed Point Kalman filter for fpga☆22Updated 5 years ago
- Miniature 8GHz FMCW Radar☆12Updated 9 years ago
- Repository for FPGA projects☆57Updated 2 weeks ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Python productivity for RFSoC platforms☆85Updated last month
- 16QAM modulation and demodulation by Verilog☆21Updated 4 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆15Updated 2 years ago
- ☆19Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 2 weeks ago
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- Verilog implementation of a ultrasonic radar☆19Updated 7 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆72Updated last month
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated last year