PranavGovekar / tdcOnFPGALinks
Implementation of tappped delay line TDC on FPGA
☆13Updated 2 years ago
Alternatives and similar repositories for tdcOnFPGA
Users that are interested in tdcOnFPGA are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- Time to Digital Converter on an FPGA☆14Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆63Updated 3 years ago
- kintex7 ov13850 fpga mipi camera☆19Updated last year
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- Verilog implementation of a tapped delay line TDC☆42Updated 6 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆48Updated 4 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆25Updated 2 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 8 years ago
- Python productivity for RFSoC platforms☆78Updated 3 weeks ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆61Updated 10 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- ☆38Updated last week
- JESD204b modules in VHDL☆30Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆16Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 9 months ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆13Updated 2 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆15Updated 4 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 3 weeks ago
- ☆19Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Software control for CASPER FPGAs☆18Updated last year
- This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆15Updated last year
- 16QAM modulation and demodulation by Verilog☆20Updated 4 years ago