Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
☆61Jun 23, 2021Updated 4 years ago
Alternatives and similar repositories for ZYNQ_ADC_DMA_LWIP
Users that are interested in ZYNQ_ADC_DMA_LWIP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- LiteX based FPGA gateware for Thunderscope.☆30Apr 21, 2026Updated last month
- PYNQ-Z1 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx☆12Jun 16, 2021Updated 4 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆73Nov 6, 2021Updated 4 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆64Oct 20, 2022Updated 3 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆57Apr 27, 2017Updated 9 years ago
- ☆11Apr 3, 2017Updated 9 years ago
- I2S transciever implemented in Verilog HDL☆33Oct 11, 2017Updated 8 years ago
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆15May 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware.☆16Nov 9, 2017Updated 8 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- 包含AD5686R的电路原理图、PCB，以及对AD5684、AD5685、AD5686兼容的驱动程序☆21Aug 17, 2021Updated 4 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- Wishbone SATA Controller☆26Oct 16, 2025Updated 7 months ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆52Nov 23, 2013Updated 12 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆81Apr 11, 2022Updated 4 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆38Apr 4, 2026Updated last month
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🙌 Low-cost 2D ultrasound imaging hardware for makers☆40Dec 9, 2018Updated 7 years ago
- 提供一份稍完整的xduts参考示例，供西电学子入门xduts使用☆42Apr 17, 2024Updated 2 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61May 11, 2026Updated 2 weeks ago
- Open Source iMX6 Rex module design files in Cadence. More at:☆24Aug 2, 2018Updated 7 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆27Aug 27, 2018Updated 7 years ago
- Demo FreeRTOS project targeting stm32 with LCD☆11May 6, 2014Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆87Oct 2, 2019Updated 6 years ago
- Smart Grid State Estimation with PMUs TimeSynchronization Errors☆13Dec 1, 2020Updated 5 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆47Nov 3, 2025Updated 6 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Dec 2, 2020Updated 5 years ago
- A Dual-Channel, Low Noise, Modular, 100 kHz Bandwidth, 24-Bit Data Acquisition (DAQ) Device / FFT Signal Analyzer☆15Sep 26, 2022Updated 3 years ago
- Real-time GPU Beamformer for DSA110 written in C/CUDA☆24May 21, 2019Updated 7 years ago
- Allows tweaking of unexposed R820T2 features☆80Dec 10, 2016Updated 9 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆583Sep 13, 2022Updated 3 years ago
- This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer☆22Apr 4, 2022Updated 4 years ago