Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
☆59Jun 23, 2021Updated 4 years ago
Alternatives and similar repositories for ZYNQ_ADC_DMA_LWIP
Users that are interested in ZYNQ_ADC_DMA_LWIP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- EBAZ4205 and AD9226 as a 0-32 MHz radio spectrum viewer☆16Dec 8, 2022Updated 3 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- LiteX based FPGA gateware for Thunderscope.☆30Mar 23, 2026Updated 3 weeks ago
- PYNQ-Z1 Compatible Python helper functions for AXI UARTLITE IP Core of Xilinx☆12Jun 16, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- ZYNQ-7000 based data transfer through TCP/IP protocol☆12Apr 20, 2023Updated 2 years ago
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆73Nov 6, 2021Updated 4 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆63Oct 20, 2022Updated 3 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆57Apr 27, 2017Updated 8 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆45Jun 7, 2017Updated 8 years ago
- I2S transciever implemented in Verilog HDL☆32Oct 11, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆14May 13, 2022Updated 3 years ago
- This project is basically ultrasound Beamformer prototype and FPGA is used to control all the modules of the Hardware.☆16Nov 9, 2017Updated 8 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- 包含AD5686R的电路原理图、PCB，以及对AD5684、AD5685、AD5686兼容的驱动程序☆20Aug 17, 2021Updated 4 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆51Nov 23, 2013Updated 12 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆80Apr 11, 2022Updated 4 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆35Apr 4, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- 🙌 Low-cost 2D ultrasound imaging hardware for makers☆40Dec 9, 2018Updated 7 years ago
- The codes of my graduation project , stress monitor based on NB-IoT,which is for STM32L1 and can be opened by Keil_MDK.☆11Jul 30, 2018Updated 7 years ago
- Open Source iMX6 Rex module design files in Cadence. More at:☆24Aug 2, 2018Updated 7 years ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆27Aug 27, 2018Updated 7 years ago
- Smart Grid State Estimation with PMUs TimeSynchronization Errors☆12Dec 1, 2020Updated 5 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Dec 2, 2020Updated 5 years ago
- Project framework for data scalable 7-bit CPU with stack architecture☆11Jan 22, 2023Updated 3 years ago
- A Dual-Channel, Low Noise, Modular, 100 kHz Bandwidth, 24-Bit Data Acquisition (DAQ) Device / FFT Signal Analyzer☆15Sep 26, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Allows tweaking of unexposed R820T2 features☆80Dec 10, 2016Updated 9 years ago
- This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer☆21Apr 4, 2022Updated 4 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆570Sep 13, 2022Updated 3 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆26Jul 30, 2020Updated 5 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6…☆17Dec 10, 2016Updated 9 years ago
- Eagle design files of a two layer PCB for the ALTERA EP3C5E144 FPGA, including a FTDI USB2.0 controller, 2x 80 MSPS ADC, GPIO, JTAG, conf…☆13Apr 1, 2015Updated 11 years ago