Hamid-R-Tanhaei / ZYNQ_ADC_DMA_LWIP
Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP
☆44Updated 3 years ago
Alternatives and similar repositories for ZYNQ_ADC_DMA_LWIP:
Users that are interested in ZYNQ_ADC_DMA_LWIP are comparing it to the libraries listed below
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆69Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆63Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆57Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆52Updated last month
- ZYNQ-IPMC Hardware☆17Updated 2 years ago
- AD7606 driver verilog☆39Updated 5 years ago
- FPGA based 30ps RMS TDCs☆82Updated 7 years ago
- ☆28Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆62Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated 11 months ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆15Updated 3 years ago
- All digital PLL☆28Updated 7 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆30Updated 4 years ago
- Project: Precise Measure of time delays in FPGA☆29Updated 7 years ago
- Firmware IRIG-B decoder☆24Updated 2 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆63Updated last year
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆51Updated 4 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆33Updated 2 years ago