ApotheoTech / Aper-Oculus
An open-source Xilinx Kria SOM Carrier for high-speed camera design
☆22Updated last year
Alternatives and similar repositories for Aper-Oculus:
Users that are interested in Aper-Oculus are comparing it to the libraries listed below
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last week
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆67Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- kintex7 ov13850 fpga mipi camera☆18Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆62Updated last year
- ☆17Updated 3 years ago
- MIPI CSI-2 + MIPI CCS Demo☆69Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆60Updated 2 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- ☆14Updated last year
- ☆17Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- Small footprint and configurable JESD204B core☆41Updated last month
- USB Full Speed PHY☆39Updated 4 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- ☆18Updated 9 years ago