ApotheoTech / Aper-OculusLinks
An open-source Xilinx Kria SOM Carrier for high-speed camera design
☆27Updated last year
Alternatives and similar repositories for Aper-Oculus
Users that are interested in Aper-Oculus are comparing it to the libraries listed below
Sorting:
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆71Updated 5 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- ☆16Updated 3 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆71Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 5 months ago
- The implementation of AD9371 on KC705☆20Updated last month
- FT2232HL JTAG & UART Downloader☆19Updated 4 years ago
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- kintex7 ov13850 fpga mipi camera☆19Updated last year
- ☆14Updated 2 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆17Updated 3 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Delta Sigma DAC FPGA☆43Updated 5 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆56Updated 3 weeks ago
- ☆18Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆71Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆62Updated 10 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- YPCB-00338-1P1 Hack☆57Updated 7 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- MIPI CSI-2 + MIPI CCS Demo☆72Updated 4 years ago