Verilog implementation of a tapped delay line TDC
☆49Sep 27, 2018Updated 7 years ago
Alternatives and similar repositories for TDC
Users that are interested in TDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆71Feb 1, 2015Updated 11 years ago
- Project: Precise Measure of time delays in FPGA☆32Aug 3, 2017Updated 8 years ago
- Implementation of tappped delay line TDC on FPGA☆15Dec 28, 2022Updated 3 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Apr 13, 2026Updated 2 weeks ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆73Sep 14, 2021Updated 4 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆37Jan 21, 2021Updated 5 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- FPGA based 30ps RMS TDCs☆92Mar 18, 2018Updated 8 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆18Oct 30, 2023Updated 2 years ago
- Proposal for a Nuclear Talent course on Nuclear Theory for Nuclear Structure Experiment☆12Feb 18, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- Time-correlated single photon counting (TCSPC) data analysis☆11Jun 15, 2025Updated 10 months ago
- All digital PLL☆27Dec 19, 2017Updated 8 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 2 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- A reproduction of the Broadcom PCI/PCIe SDK.☆25Mar 21, 2024Updated 2 years ago
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆21Mar 10, 2018Updated 8 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 4 years ago
- Verilog Code for an 8-bit ALU☆15Oct 29, 2016Updated 9 years ago
- ☆14Mar 7, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Digital controller for laser intensity stabilization based on the RedPitaya STEMlab 125-14 board☆24Dec 22, 2025Updated 4 months ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆16Jul 3, 2020Updated 5 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- 使用YOLOv5识别美式台球（训练数据和模型）☆19Mar 20, 2022Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆54Aug 26, 2024Updated last year