RuiMachado39 / TDCLinks
Verilog implementation of a tapped delay line TDC
☆44Updated 7 years ago
Alternatives and similar repositories for TDC
Users that are interested in TDC are comparing it to the libraries listed below
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆65Updated 10 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆58Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Project: Precise Measure of time delays in FPGA☆30Updated 8 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆75Updated 3 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- ☆31Updated 5 years ago
- SPI Slave for FPGA in Verilog and VHDL☆214Updated last year
- Time to Digital Converter on an FPGA☆14Updated 5 years ago
- ☆12Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- SPI Master for FPGA - VHDL and Verilog☆302Updated 2 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆12Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆35Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆68Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆53Updated this week
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 8 months ago