Verilog implementation of a tapped delay line TDC
☆48Sep 27, 2018Updated 7 years ago
Alternatives and similar repositories for TDC
Users that are interested in TDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆72Feb 1, 2015Updated 11 years ago
- Project: Precise Measure of time delays in FPGA☆31Aug 3, 2017Updated 8 years ago
- Implementation of tappped delay line TDC on FPGA☆14Dec 28, 2022Updated 3 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14May 31, 2026Updated last month
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆77Sep 14, 2021Updated 4 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆38Jan 21, 2021Updated 5 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- FPGA based 30ps RMS TDCs☆95Mar 18, 2018Updated 8 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆19Oct 30, 2023Updated 2 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Time-correlated single photon counting (TCSPC) data analysis☆12Jun 15, 2025Updated last year
- All digital PLL☆28Dec 19, 2017Updated 8 years ago
- FPGA Low latency 10GBASE-R PCS☆13May 23, 2023Updated 3 years ago
- ☆20Oct 11, 2023Updated 2 years ago
- This is an preliminary processing and analysis for photon-counting lidar data.☆12May 22, 2019Updated 7 years ago
- Ultra low-noise current controller for laser diodes☆24Sep 16, 2019Updated 6 years ago
- ☆16Mar 21, 2016Updated 10 years ago
- A reproduction of the Broadcom PCI/PCIe SDK.☆28Mar 21, 2024Updated 2 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 5 years ago
- ☆14Mar 7, 2016Updated 10 years ago
- Digital controller for laser intensity stabilization based on the RedPitaya STEMlab 125-14 board☆24Jun 18, 2026Updated 2 weeks ago
- ☆20Jun 19, 2018Updated 8 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆14Mar 10, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Go module for FT232H USB to GPIO/SPI/I²C/JTAG/UART (MPSSE) protocol converter☆22Jul 17, 2025Updated 11 months ago
- worst case executing time☆15May 7, 2014Updated 12 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- 使用YOLOv5识别美式台球（训练数据和模型）☆20Mar 20, 2022Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆55Aug 26, 2024Updated last year
- Simple USB to PWM Peripheral using Lattice iCEStick (Hackaday demo)☆23Jan 12, 2020Updated 6 years ago
- [TGRS 2023] Official Implementation for 4D Infrared Small Target Detection☆16Jan 9, 2024Updated 2 years ago