Verilog implementation of a tapped delay line TDC
☆48Sep 27, 2018Updated 7 years ago
Alternatives and similar repositories for TDC
Users that are interested in TDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆72Feb 1, 2015Updated 11 years ago
- Implementation of tappped delay line TDC on FPGA☆14Dec 28, 2022Updated 3 years ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆24Jul 15, 2017Updated 8 years ago
- Time to Digital Converter on an FPGA☆17Oct 8, 2020Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆74Sep 14, 2021Updated 4 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆37Jan 21, 2021Updated 5 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- FPGA based 30ps RMS TDCs☆92Mar 18, 2018Updated 8 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆18Oct 30, 2023Updated 2 years ago
- This code provides an easy way to simulate TCSPC image data which includes effect of the IRF, background after-pulsing and laser repetiti…☆11Apr 21, 2022Updated 4 years ago
- ☆19Oct 11, 2023Updated 2 years ago
- This is an preliminary processing and analysis for photon-counting lidar data.☆12May 22, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ultra low-noise current controller for laser diodes☆23Sep 16, 2019Updated 6 years ago
- A reproduction of the Broadcom PCI/PCIe SDK.☆26Mar 21, 2024Updated 2 years ago
- Arduino library for the Texas Instruments TDC7200 Time-to-Digital Converter for Time-of-Flight Applications in LIDAR, Magnetostrictive an…☆21Mar 10, 2018Updated 8 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆16Jan 6, 2023Updated 3 years ago
- How to design a MIPI CSI interface with Efinix Trion FPGA T20F169 QUICKLY☆10Feb 6, 2020Updated 6 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- A WIP library to control B1500 and similar testers via the VISA protocol, built on pyvisa☆11Nov 4, 2016Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆47May 20, 2021Updated 5 years ago
- ☆14Mar 7, 2016Updated 10 years ago
- MATLAB Implementation of a Digital PLL☆17Aug 15, 2016Updated 9 years ago
- ☆20Jun 19, 2018Updated 7 years ago
- Misc utility FPGA cores☆13Mar 21, 2023Updated 3 years ago
- Arduino library for the Texas Instruments TDC1000 Ultrasonic Sensing Analog Front End for Level and Concentration Sensing☆14Mar 10, 2018Updated 8 years ago
- Go module for FT232H USB to GPIO/SPI/I²C/JTAG/UART (MPSSE) protocol converter☆22Jul 17, 2025Updated 10 months ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆18Aug 31, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 使用YOLOv5识别美式台球（训练数据和模型）☆19Mar 20, 2022Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆54Aug 26, 2024Updated last year
- tDCS using arduino☆20Jul 6, 2017Updated 8 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆27Jan 28, 2025Updated last year
- A modular open source software for working with scientific devices and combining them into spectrometer.☆38Apr 21, 2026Updated last month
- a derivative of Lar's Arduino GPSDO☆10Nov 1, 2023Updated 2 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago