Alternatives and similar repositories for nexus-am

Users that are interested in nexus-am are comparing it to the libraries listed below

• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆37Updated 2 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆91Updated last year
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆31Updated last year
• lazyparser / becoming-a-compiler-engineer-codes
  方舟编译入门技术课程的配套代码
  ☆29Updated 4 years ago
• vickiegpt / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆25Updated last year
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 6 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆61Updated 2 years ago
• ISRC-CAS / c910-llvm
  平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本
  ☆70Updated 4 years ago
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆42Updated 3 years ago
• nju-mips / noop-lo
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆28Updated 5 years ago
• WukLab / FPGA-OS
  ☆33Updated 4 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆48Updated last year
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• MaxXSoft / Frenda
  Split large FIRRTL into separated modules for incremental compilation.
  ☆10Updated 3 years ago
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 4 years ago
• cnyangkun / nscscc2017
  National Student Computer System Capability Challenge
  ☆9Updated 6 years ago
• jiegec / cpu-micro-benchmarks
  CPU micro benchmarks
  ☆58Updated last week
• LvNA-system / labeled-RISC-V
  ☆169Updated 3 years ago
• miaochenlu / Gem5_tutorials
  ☆20Updated 3 weeks ago
• pku-liang / ksim
  ☆41Updated 5 months ago
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆52Updated 5 years ago
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• nbdd0121 / TLBSim
  Fast TLB simulator for RISC-V systems
  ☆14Updated 6 years ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• OpenXiangShan / Deterload
  Xiangshan deterministic workloads generator
  ☆19Updated last month
• VerticalResearchGroup / microbench
  Extremely Simple Microbenchmarks
  ☆33Updated 7 years ago
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆33Updated 3 years ago
• gem5bootcamp / gem5-bootcamp-env
  The gem5 Bootcamp 2022 environment. Archived.
  ☆36Updated 11 months ago
• OpenXiangShan / GEM5
  ☆86Updated this week