sunshaoce / rvcc
本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
☆321Updated last year
Related projects: ⓘ
- ☆78Updated 4 months ago
- 软件所PLCT实验室在开源领域的不定期简报☆570Updated last week
- A minimal, modularized, and machine-independent hardware abstraction layer☆429Updated 2 weeks ago
- ☆169Updated last year
- 《从头写一个RISC-V OS》课程配套的资源☆868Updated 3 months ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆186Updated 3 years ago
- PLCT实验室实习生社区。☆189Updated last week
- "全国大学生操作系统比赛2024"相关信息☆253Updated last month
- A simple and fast RISC-V JIT emulator.☆112Updated 3 weeks ago
- This is a tutorial to learn LLVM, I realize a backend to compiler machine code for cpu0 which is a simple RISC cpu.☆209Updated 2 years ago
- AbstractMachine kernels☆58Updated this week
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,003Updated 6 months ago
- ☆74Updated 2 weeks ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆858Updated last week
- xv6-riscv-book中译版☆78Updated 4 months ago
- NJU Virtual Board☆215Updated last month
- 入门RISC-V的手册☆54Updated 3 weeks ago
- ☆228Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆432Updated last month
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆157Updated 4 months ago
- 编译器入门课程的配套教学资料☆655Updated last year
- Port XV6 to K210 board!☆130Updated 3 years ago
- ☆344Updated 4 months ago
- Learn how to write a minimal working linker from scratch☆94Updated 4 months ago
- ☆525Updated this week
- ☆48Updated 3 months ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆155Updated 5 months ago
- ☆10Updated 4 months ago
- Official website for Jiachen Project (甲辰计划).☆44Updated 6 months ago
- llvm-tutorial文档，翻译以及代码仓库☆152Updated 11 months ago