Alternatives and similar repositories for am-kernels

Users that are interested in am-kernels are comparing it to the libraries listed below

• NJU-ProjectN / fceux-am
  ☆101Updated last month
• NJU-ProjectN / abstract-machine
  A minimal, modularized, and machine-independent hardware abstraction layer
  ☆520Updated 2 weeks ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆233Updated 4 years ago
• sunshaoce / rvcc-course
  ☆97Updated last year
• shzhxh / xv6-riscv-book-CN
  xv6-riscv-book中译版
  ☆83Updated last year
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆361Updated 2 years ago
• nkgongxl / ucoreonrv
  ☆51Updated 5 years ago
• NJU-ProjectN / nemu
  NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching
  ☆1,085Updated last month
• oscomp / os-competition-info
  "全国大学生操作系统比赛2026"相关信息
  ☆279Updated last week
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆297Updated 4 months ago
• chyyuu / compiler_course_info
  compiler course info
  ☆251Updated 2 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆306Updated this week
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆182Updated 4 years ago
• MaxXSoft / GeeOS
  The Gee (寂) Operating System, written in YuLang.
  ☆34Updated 4 years ago
• mlzeng / CSC2020-USTC-FlammingMyCompiler
  全国大学生计算机系统能力大赛编译系统设计赛项目
  ☆246Updated 4 years ago
• HUST-OS / xv6-k210
  Port XV6 to K210 board!
  ☆145Updated 4 years ago
• Martins3 / Martins3.github.io
  Scratchpad about Linux, Compiler and Virtualization
  ☆79Updated last week
• sunshaoce / learning-riscv
  入门RISC-V的手册
  ☆61Updated last year
• ics-nju-wl / icspa-public
  ICSPA for MOOC
  ☆53Updated 2 years ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆323Updated last year
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• pleasewhy / xv6-book-2020-Chinese
  MIT 6.S801 xv6 book 2020版 中文翻译
  ☆203Updated 4 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆136Updated 2 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆164Updated 11 months ago
• NJU-ProjectN / i386-manual
  Intel 80386 Reference Programmer's Manual
  ☆74Updated 9 months ago
• ksco / rvemu
  A simple and fast RISC-V JIT emulator.
  ☆155Updated last year
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated last year
• NJU-ProjectN / ics-pa
  The wrapper repo for NJU ICS PA.
  ☆489Updated 4 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆224Updated 2 years ago